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Integration of High-K Dielectrics and Metal
Gates into Submicron NMOS Transistors at RIT
Daniel J. Jaeger, Student Member, IEEE
Absfract Zirconium oxide, a high-k gate dielectric, and
molybdenum, a refractory metal, were successfully integrated
into an existing submicron NMOS transistor process at RIT.
Submicron high-k gate dielectric metal gate transistors were
produced as a result of this project, and electrical characteristics
were compared to reference submicron transistors fabricated
with 75 A silicon dioxide gate dielectrics and polysilicon gates.
Index Terms High-K, Metal Gate, NMOS, CMOS, Process
Integration
I. INTRODUCTION
OVER the last 15 years device performance has beencontinuously improv d by scaling the thickness of the
silicon dioxide gate dielectric. Currently, gate oxide
thicknesses on the order of 12A are being used for the 9Onm
node, with plans to scale the gate dielectric down to 8A for the
65nm node [IJ. However, continued scaling of the silicon
dioxide gate will not be possible due to the lack of atomic
layers of Si02, as well as the unacceptable levels of gate
leakage current due to the extremely physically thin silicon
dioxide gate dielectric.
The purpose of this project was to investigate the use of
zirconium oxide, a high-k material, as a replacement to the
silicon dioxide gate. The investigation involved integrating
such a high-k dielectric gate material into an existing NMOS
transistor process at RIT. The integration also involved the
characterization and processing of a metal gate electrode to
replace the typical n+ or p+ polysilicon gate electrode used
today.
while flowing 30 sccm of Argon (Ar) gas and 4 sccm of
Oxygen (02) gas, resulting in a deposition pressure
Fig. I. Verification of the Zr02 Sputtering Process
of 30 mTorr. In order to verify the stability of the process, a
series of four depositions were performed to compare
deposition rate with sputtering power. The sputtering powers
used for the zirconium oxide deposition were 250 W, 500 W,
750 W, and 1000 W, and the length of each deposition was
thirty minutes with a five minute pre-sputter.
As expected, the deposition rate of the process varied linearly
with sputtering power. For future work in this process, a
sputtering power of 750 W was chosen because it yielded a
desired film thickness of approximately 300A. Using
ellipsometry, the refractive index of the deposited Zr02 film at
a power of 750 W was found to be 1.96 and the average
thickness across the wafer of the film was found to be 297A.
Afier a zirconium oxide deposition process had been
II. PROCESS DEVELOPMENT
The initial phase of this project involved creating deposition
processes for zirconium oxide (Zr02) and molybdenum (Mo).
A zirconium oxide deposition process was created by
reactively sputtering in a Perkin Elmer 2400 radio frequency
(RF) sputtering tool. A pure zirconium (Zr) target was used
This work is part of the senior design project requirement for a 13 S degree
in Microelectronic Enginecnng at the Rochester Institute of Technology
(RIT). The results of this project were presented at the 23rd Annual
Microelectronic Engineering Conference on May 10, 2005 at RIT in
Rochester, NY.
D. Jaeger is with the Microelectronic Engineering department at the
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Fig. 2 Verification of the Mo Sputtering Process
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established, a molybdenum deposition process was created
using the same RF sputtering tool. A pure molybdenum target
was used while flowing 15 sccm of Argon gas, resulting in a
deposition pressure of 16 mTorr. Data was collected to create
a deposition rate versus sputtering power plot to verify the
stability of the molybdenum process. The sputtering powers
used for the molybdenum deposition were the same as for the
zirconium oxide deposition and the deposition time for each
was also thirty minutes with a five minute pre-sputter. Again,
the deposition rate varied linearly with the sputtering power.
Using an automated four-point probe, the sheet resistance of
the 750 W molybdenum film was measured to be 1.72
ohm/square, while the average thickness across the wafer was
found to be 2232A using a Tencor P2 profilometer.
Ill. MATERIALS CHARACTERIZATION
After deposition processes were created for the materials
under investigation, the materials were briefly characterized
~Capacitance no Voltage ~F~i 11
workfunction (1,,,) for aluminum and molybdenum. Using the
well established value of 4.11 eV for the metal workfunction
of aluminum, the extracted metal workfunction of
molybdenum was calculated to be 4.725 eV.
After the molybdenum was characterized, aluminum and
zirconium oxide capacitors were fabricated in order to
determine the dielectric constant of the zirconium oxide. The
zirconium was deposited at 750 W yielding a thickness of





capacitance obtained from each C-V plot, and also accounting
for the physical thickness difference between the silicon
dioxide and zirconium oxide, the dielectric constant of the
zirconium oxide was determined to be 8.80. This relative
permittivity is rather low for zirconium oxide as it is typically
reported to have a dielectric constant between fifteen and
twenty-five in literature. The most likely reason for the low
dielectric constant would be the existence of a fairly thick, 50-
80 A, layer of silicon dioxide between the silicon and the
zirconium oxide. Part of this interfacial layer would be due to
the native thermal oxide that is grown when the silicon wafers
are exposed to air, however native oxides are typically only in
the range of 20-30 A. It is possible that some oxygen diffused
through the zirconium oxide during the 950° Celsius one
minute anneal, forming a thicker layer of silicon dioxide at the
surface. It is recommended that further work and
experimentation be completed to determine the exact reason
for the low dielectric constant.
IV. TRANSISTOR FABRICATION
An established submicron NMOS transistor process at RIT
was used as a baseline for transistor fabrication for this
project. Both the baseline process and the test chip were
designed by in 2004 [2]. Modifications were made to the
process in hopes of further improving upon the existing
process. Transistors with polysilicon gates and silicon
dioxide gate dielectrics were fabricated along with the
molybdenum gate and zirconium oxide gate dielectric
transistors for comparison. The changes made to the
2
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Fig. 5. C-V Plot of Aluminum Zirconium Oxide Capacitors
8 2 4 8
Fig. 3. C-V Plot of Aluminum Silicon Dioxide Capacitors
using capacitance-voltage (C-V) analysis. For the purpose of
comparison, a wafer with capacitors made of aluminum and
500 A of silicon dioxide grown thermally was fabricated.
Next, capacitors with molybdenum and 500 A of silicon
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Fig. 4. C-V Plot of Molybdenum Silicon Dioxide Capacitors
characteristic was attributed to the difference in the metal
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existing polysilicon and silicon dioxide process involved
thinning the gate oxide from 150 A to 75 A, increasing the
field oxide thickness from 3500 A to 5000 A, increasing the
channel stop implant energy from 40 keV to 100 keV, and
using a rapid thermal processor to activate the source and
drain implants instead of a diffusion furnace. Fabricating
the high-k metal gate transistors involved following the
same process flow, with only a few modifications. A
replacement gate process was not necessary for the
integration of these materials into submicron NMOS
transistors. The entire fabrication process is outlined below
in more detail.
The process began with performing an RCA clean on the
(100) p-type silicon wafers whose starting resistivity was 40
ohm-cm. Next, a 500 A pad oxide was grown in a diffusion
furnace and the p-well was implanted through this pad oxide
using a dose of 2x10’3 cm2 of B” at an energy of 40 keV.
The well was then driven in at 1025° Celsius for 60 minutes
in N2. 3200 A of silicon nitride was deposited via an
LPCVD furnace for the LOCOS isolation scheme utilized in
this process. The first photolithography level (Active) was
completed, and the silicon nitride was plasma etched. A
channel stop implant of ~ was implanted for a dose of
8e13 cm2 at an energy of lOOkeV. The photoresist from
the active lithography was then removed in an oxygen
plasma, and 5000 A of silicon dioxide was thermally grown
in a diffusion furnace. A quick buffered oxide etch (BOE)
was performed to remove any oxynitride layer that may
have formed in the silicon nitride, and then hot phosphoric
acid was used to remove the remaining silicon nitride,
followed by another BOE step to remove the underlying pad
oxide. After the pad oxide was etched, a 250 A kooi oxide
was thermally grown. Since no threshold adjustment
implant was used in this process, the kooi oxide was then
removed in a buffered oxide etch, followed by another RCA
clean to prepare the wafers for the gate dielectric. At this
point in the process, the wafers were split into two groups;
one which would receive the traditional thermal oxide and
polysilicon gate stack, and one that would receive the metal
gate high-k gate stack. A TCL clean was performed on the
furnace tube used for the gate oxidation growth, and then 75
A of thermal oxide was grown as the gate dielectric on the
reference wafers with polysilicon and silicon dioxide.
These wafers then had 2500 A of polysilicon deposited
upon them via an LPCVD furnace. Meanwhile, 300 A of
zirconium oxide followed by 2300 A of molybdenum was
sputtered Onto the high-k metal gate transistor wafers. It is
important to note that these materials were deposited onto
the wafers in the same tool without breaking vacuum. Once
each set of wafers had its appropriate gate stack, the second
photolithography level was completed defining the gate
areas. The gate materials were then dry etched, each in
different plasma etchers. The sources and drains were then
formed by implanting P31 for a dose of 2x10’5 cm2 at 25
keV for the polysilicon silicon dioxide wafers, and for a
dose of 3x10’5 cm 2 at 33 keV for the molybdenum
zirconium oxide wafers. 3000 A of oxide deposited via
PECVD using a TEOS precursor was put onto all of the
wafers to serve as an inner layer dielectric. 1 he source and
drain implants were then activated using the rapid thermal
processor. The recipe used in the rapid thermal processor
ramped the temperature up at 50° Celsius per second,
soaked at 950° Celsius for one minute, and then ramped
back down. This process was simulated to provide adequate
dopant activation as well as diffusion to form the source and
drain regions of the transistors. The third photolithography
level (contact cut) was performed and the oxide was etched
in a buffered oxide etch with surfactants. The surfactants
allowed the etchant to get into the very small contact cut
holes defined by the photoresist. The contact cuts on the
wafers with the traditional materials etched all the way
down to the bare silicon above the sources and drains,
however the wafers with the zirconium oxide did not. This
was due to the extremely slow etch rate of the zirconium
oxide in buffered oxide etch. It was obvious that the inner-
layer dielectric would etch away before the zirconium




Fig. 6. Final NMOS Transistor Cross Section
oxide was completely removed in the contact areas so a
different approach had to be taken. The zirconium oxide
was removed by using a dry etcher and flowing argon gas at
a power of 600 W. This essentially “sputtered” the
zirconium oxide off of the wafers. In the process of doing
so, the photoresist was damaged and became extremely
powdery. Extensive photoresist stripping had to be
performed in order to remove all of the residue. Following
photoresist removal, all of the wafers had 6000 A of
aluminum sputtered onto them. The metal was patterned
using the fourth and final photolithography level, and was
wet etched in aluminum etchant. Finally, the wafers were
sintered in a diffusion furnace at a temperature of 450
Celsius for approximately twenty minutes.
V. ELECTRICAL PERFORMANCE OF TRANSISTORS
The first electrical test performed on the polysilicon gate
silicon dioxide gate dielectric transistors was stepping the
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Fig. 8. Threshold Voltage Extraction for Poly Si02 Transistor
transistor tested in Fig. 7 had a physical gate length of 0.6 urn
and showed excellent drive current, approximately 800
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Fig. 9. Sub-Threshold Charactenstic for Poly Si02 Transistor
uAlum when normalized to the 10 urn width of the transistor.
In the next electrical test, the drain voltage was held constant
at 0.1 V while the gate voltage was swept and the drain current
was measured. This allowed the threshold voltage to be
extracted as 0.5474 V. The same test also allowed for the sub-
threshold slope to be determined by
Fig. 11. Threshold Voltage Extraction for Moly Zr02 Transistor
mV/decade. The same set of electrical tests were then
performed on the high-k metal gate transistors. The
Subibreshoid Characteristic
Molybdenum- 300A Zirconium Oxide Transistor
Length: 0.53um, ‘Mdth: bum, Vd: OW
OOE.00
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Transistors definitely worked, as they produced a typical
family of curves, however it appeared as though a large
amount of series resistance was present. The drive currents for
the molybdenum zirconium oxide transistors were orders of
magnitude less than the reference polysilicon silicon dioxide




Fig. 7 Family of Curves for Poly Si02 Transistor
gate voltage while sweeping the drain voltage and measuring
the drain current, producing a family of curves. The
plotting the drain current on a log scale. The sub-threshold
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in different layers on the test chip. it was determined that the
sheet resistance of the source and drain regions in the high-k
metal gate transistors was over 2900 ohm/square instead of 50
ohm/square as in the reference transistors. This suggests that
the zirconium oxide blocked most of the source and drain
implant, which was not anticipated. The threshold voltage was
found to be 2.355 V which is somewhat high, but not
unreasonable for a first run of these materials at RIT. One
would expect a fairly high threshold voltage when sputtering
the gate dielectric and not implementing a threshold adjust
implant. The sub-threshold slope for these transistors was
found to be 175.4 mV decade, also not as good as the
polysilicon gate silicon dioxide gate dielectric transistors. The
molybdenum gate zirconium oxide gate dielectric electrically
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VI. CONCLUSION
Over the course of this project, deposition and etching
processes for both molybdenum and zirconium oxide were
developed. Both of these materials went through basic
characterization; however there is still much more work to be
done in this area. Submicron NMOS transistors with a 75 A
silicon dioxide gate dielectric and polysilicon gate were
successfully fabricated and possessed high drive current, low
sub-threshold slope, and a reasonable threshold voltage of
close to 0.5 V. Most importantly, RIT’s first sub-micron
NMOS transistors with high-k gate dielectrics and metal gates
were fabricated and successfully tested. These transistors may
not have had the best electrical characteristics, due to the
blocked source and drain implant, but they still behaved as
transistors, producing an excellent family of curves.
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NMOS Transistor Design and Fabrication for
S-Parameter Extraction
Adam L. James, Student Member, IEEE
,4 bstrad— A successful test layout for S-parameter analysis
was demonstrated. Process characterization accomplished as part
of this project demonstrated a pseudo-shallow trench isolation.
Active device measurements ~ould have been possible with a DC
blocking fixture. 0.37pm-I.Opm transistors were fabricated with a
non-ideal characteristic which i~as due to the source drain
implant being blocked by oxide residue from the spacer formation
etch.
Index Terms submicron NMOS, S-parameter measurements.
I. INTRODUCTION
I N order to characterize transistor performance for analogcircuit esign, t e frequency re ponse o the devices must be
taken into account. S-parameters are used to characterize
transistor performance, as a function of frequency [1]. This
technique treats a transistor as a two-port network, and
measures the power transfer throughout the system being
tested. This test has the advantage of being able to extract the
parasitic capacitance, which impair transistor operation. S
parameter testing has restriction on the way that the devices
may be laid out. The signals must be taken to the device in a
ground/signal/ground configuration; this reduces the loss of
signal due to incorporation of external noise. In the case of this
design a dual polysilicon gate was used so that the source
contacts, which are grounded for device testing, would isolate
the gate signal as well as the signal being received from the
drain. The test setup must also be calibrated for the noise
already in the system. Special calibration structures are
required for this, shorts, opens and through circuits. The
shorted devices have the source, drain and gate contacts
attached together. This allows for the resistance of the pads to
be subtracted from subsequent active measurements. The open
circuits eliminate the pad capacitance, and the through circuits
eliminate the transmission line inductance. An NMOS
transistor process was created keeping parasitic elimination the
central design element.
This work is part of the senior design project requirement for a B.S. degree
in Microelectronic Engineering at the Rochester institute of Technology
(RIT). The results of this project were presented at the 23~1 Annual
Microelectronic Engineering Conference on May 10, 2005 at RIT in
Rochester, NY. Adam James is with the Microelectronic Engineering
Department at the Rochester Institute of Technology.
II. PROCESS AND DEVICE DESIGN
The NMOS process that was developed had three major
objectives, (i) the device was to be robust against process
variations, (ii) the process was to be easily controlled with the
tool set used, and (iii) the fabrication time length was to be
kept to a minimum to ensure complete fabrication within the
time allotted. The gate length geometries were determined
from previous lithographic experience in the laboratory. The
process from the previous work was not used, and a new
process was developed. The new process was to include
shallow trench isolation between devices, low-doped source
drain extensions, and silicided contacts. The device was
designed using Silvaco Athena. The NMOS fabrication
process begins with a lithography step. The wafers were
coated using the SMFL standard coat recipe, and exposed
using the trench isolation mask. This mask is a dark field mask
with openings that define the trench dimensions. The wafers
were exposed on the Canon 1400i i-line stepper, with a dose of
l6Omj cm2. It was noted that the dose required for optimum
exposure depended greatly on the humidity in the lithography
bay. This dose dependence is due to the photoresist thickness,
which on the coat track depends on humidity. If the humidity is
low in the bay the dose will need to be increased. The
optimum focus for this level was found to be -0.5pm. Once the
wafers were developed on the SSI track, using the standard
SMFL develop recipe, the wafers were baked on a manual
hotplate at 140 ° C for 1 minute. This baked helped to establish
a stronger etch resistance to dry etching, however the features
are distorted by a slight 0.05 pm on each side reflow of the
resist at this temperature. The trenches for isolation were then
etched into the wafer by using an SF6 dry etch in the Drytek
Quad RIE etcher. In order to establish the chamber
characteristics needed for a reproducible etch, the chamber
was run with oxygen/argon plasma. The recipe used calls for a
chamber pressure of 300 mTorr, an oxygen flow rate of 100
sccm, an Ar flow rate of 15 sccm, and a power setting of 185
watts. This five-minute clean was used to remove any
polymeric build up from other users on the gas showerhead in
the chamber. If non-reproducible results were obtained a
physical cleaning of the chamber was performed using an
alpha wipe, and isopropyl alcohol to remove build up on the
gas showerhead. Care was taken not to scratch or damage the
chamber anodization. The silicon etch was performed for 45
seconds for a 0.75 pm deep trench. The recipe used had an
SF6 flow rate of 70 sccms, a chamber pressure of 70mtoff and
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a power setting of 185 watts. The results from this etch are
shown in Fig. 1.
Fig. 1. Trench Isolation etch.
It can be seen from the SEM images that the edge of the etched
profile is rough. This roughness was fixed by a thermal
oxidation, but first the photoresist was removed from the wafer
via an ashing oxygen plasma. The trench depth was varied
from 0.75-2 pm. After ashing an RCA chemical clean was
performed, this clean consists of three chemical stages, the
first chemical stage is a mixture of HCI and Hydrogen
Peroxide. This chemical bath removes any metallic
components, which are present on the wafers surface. The
wafers are rinsed in deionized water, which dilutes and rinses
away the HCI mixture. The hydrogen peroxide acts to
mediate the HCI so that it does not pit the wafer surface. The
next chemical step is a I-minute etch in 100:1 Hydrofluoric
(HF) acid. This removes any native oxide that is on the wafer
surface. The wafer is then rinsed, followed by an organic
removal step, which is a chemical bath of ammonium
hydroxide, and hydrogen peroxide. Following the RCA clean,
1000 A of oxide was grown in dry oxygen ambient at 1000°C.
The wafers were then etched in HF to remove the thermal
oxide, and smooth out the etched sidewalls. The wafers were
then reoxidized using the same process as above. The purpose
of this thermal oxide was to act as a liner for following
Tetraethylorthylsilicate (TEOS) depositions. The thermal
oxide, which is grown rather than deposited, has much less
charge, and traps at the siliconloxide interface. The charge
levels with TEOS can be as high as lxlO’2 electons/cm2. The
charge at this interface can cause the formation of a channel
which can connect two devices to which a connection is not
desired. The original process design included a 2 pm deep
trench, which was to be overfilled with TEOS to planarize the
surface, so that chemical mechanical planarization would not
be required. The wafers were then implanted with 7x10’3
ions cm2 boron at 80Kv. The implantation set the threshold
voltage and acted as a channel stop implant. After the implant
TEOS was deposited, in the original isolation scheme the
TEOS would be etched back so that the desired field oxide
thickness could be attained. The problem with this process is
that the 2 pm wide trenches as they were filled would cause a
void to form in the TEOS, as in Fig. 2
rAag~ 356
Fig. 2 void formed during Trench fill.
The void created is shaped like a diamond, and as the TEOS
was etched back planar to the surface the etch would break
through into the void causing a seam formation where the
trench isolation was supposed to exist. This seam made
polysilicon deposition over the topography impossible. The
polysilicon would fall into the void and become a
discontinuous film. At this point in the process their were two
choics for the formation of the trench isolation keep the 3pm
thick TEOS (Fig. 2) or reduce the TEOS fill thickness and the
trench depth. Both approaches were tried, however the wet
etch required to create a suitable angle in the 3 pm TEOS for
polysilicon coverage undercut the masking resist so that the
mask defined width for the gate level is too short and the
source/drains are shorted lithographically. Making the trench
shallower, and the overfill less resulted in a scheme which
isolated the devices, and had a small enough topography for





Fig. 3. Aluminum covering trench fill.
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After the 1 pm trench was filled with 1 pm of TEOS, the
TEOS lithographically patterned to form the active region of
the device. The wafers were then lithographically patterned
with the active level mask, which defined the field oxide. The
field oxide was etched to silicon using HF. The resist was
stripped from the wafer, and then another RCA clean was
performed. The wafers were then oxidized using nitrous oxide
for 1 hour at 900°C, approximately 100 angstroms of oxide
were grown. immediately, after the oxidation 2500 angstroms
of polysilicon was deposited on the wafer using low pressure
chemical vapor deposition. The polysilicon resistivity was
measured to be beyond the range of measurement with a 4-
point probe. The polysilicon was patterned lithographicaly
using the optimized stepper settings. The polysilicon was
etched using the Drytek Quad.. The recipe for the etch was 16
sccms of CHF3, 8 sccms of SF6, at 70mtorr and 1 85 watts for
3 minutes, on a quartz carrier. The wafer was implanted with
Phosphorous at a dose of 5x10’2 ions cm2 at 2OKeV. This
implant was for the formation of the low doped source and
drain region. 0.Spm of TEOS was then deposited for spacer
formation. The TEOS was etched using a recipe of 70 sccms
of CHF3, 70mtorr pressure, and 185 watts. The approximate





Fig. 4. Spacers formed after anisotropic oxide etch.
After spacer formation the wafers were implanted again with
Phosphorous at 2OKeV with a dose of lxlO’5 ions/cm2. The
implant was for source drain formation. The dopants were
activated using the rapid thermal processor, which ramped the
temperature from room temperature to 950°C at 60°C/second.
Then held the maximum temperature for 1 minute, and then
ramped down to room temperature. The wafers were then
dipped in HF, and then inserted into the CVC 601 sputter tool.
Aluminum was then sputtered using a target power of
l000watts, Ar flow of 5 sccms for 35minutes. This deposited
6500 angstroms of Al with 5% Si. The aluminum was
patterned using standard lithography. The aluminum was wet
etched for 1 minute in aluminum etch. The wafers were
sintered at 450°C for 1 hour. The final device after
fabrication is shown in Fig. 5.




The devices were test for electrical performance. The results
were as follows. Fig. 6 shows the drain current as a function
of drain and gate bias for a 0.37-micron transistor.
O.37jirn Physically Defined Gate Length
Vd(V)






These results can be compared with that of a 0.46pm device
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the oxide spacer was not cleared. The electrical results are
shown in Fig. 9.
0 46um Physically Defined Gate Length
6 7
Drain to Source Voltage Vds IV)
Fig. 7. Family of curves for a 0.46 J.lm gate length.
There is a striking non-ideality in these curves, the slope
of the characteristic is concave up instead of concave down.
This non-ideality is indicative of a series resistance, and a non-
ohmic contact. After careful analysis it is postulated that the
oxide for the spacer definition process was not completely
removed from the silicon. This residue oxide blocked the
source drain implant so that source and drains were low doped.
This doping scenario would lead to the above curve. As the
drain voltage is increased the drain becomes more and more
depleted until a full depleted region forms between the channel
and the drain contact, along with the low doping adding to
series resistance. Also with the low doping the work function
between the drain and the aluminum contact is increased
leading to potential barrier formation.
The non-ohmic series resistance in Fig. 8 dominates the sub-
threshold characteristics.












00 05 10 15 20 25 30 35
Gate to Source Voltage Vgs (V)
Fig. 8. Sub-threshold characterization.
The oxide etch in the Drylek is more aggressive toward the
wafer edge. Near the edge of the wafer a device was found that
had a more idealistic characteristic. This location of the device
and its functionality leads further credence to the assertion that
Frequency (Hz)
Phase shift due to inductance as a function of



























The devices were then tested to find out their frequency
response, using a network analyzer. Active device
measurements were not possible due to the unavailability of a
test fixture, which provides DC blocking to the network
analyzer. However, the frequency response of the pads and
transmission lines were determined. The pads add an extra 5
ohms of resistance and 45pFI of inductance. The frequency
response of the pads is shown in Fig. 10.













A successful test layout for S-parameter analysis was
demonstrated, active device measurements would have been
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were fabricated with a non-ideal characteristic which was due
to the source drain implant being blocked by oxide residue
from the spacer formation etch.
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Esaki Tunnel Diodes Formed by Proximity
Rapid Thermal Diffusion
Raymond T. Krom Ill, Student Member, IEEE
,4bs~rac( For the first time tunnel diodes have been
fabricated by Proximity Rapid Thermal Diffusion (PRTD) using
spin on sources and the AG Associates 610 Rapid Thermal
Annealing Furnace (RTA) at RIT. Initial devices revealed a
maximum peak-to-valley current ratio (PVCR) of 1.3 with a peak
current density (Jr) of l6mAIcm2 at 300K. A second-generation
design involving proximity diffusion of Boron and Phosphorous
resulted in a higher J~, of 3AJcm2 and an elevated PVCR of 1.97 at
300K. The increased performance is attributed to closer matching
of the doping profiles via the phosphorous proximity anneal. This
paper discusses the method of fabrication, key aspects of
proximity diffusion, and lessons learned during evaluation.
Index Terms— Complementary Metal Oxide Semiconductor
(CMOS), Esaki Tunnel Diode (ETD), Proximity Rapid Thermal
Diffusion (PRTD), Peak-to-Valley Current Ratio (PVCR), Rapid
Thermal Anneal (RTA), Spin on Glass (SOG).
I. INTRODUCTION
T HE dominant form of digital processing utilizes CMOStechnol gy. I rder to cre te faster chips and higher
storage capacities these devices are continually scaled down to
smaller and smaller dimensions. However, several problems
occur with each new generation of these shrinking devices-
increased leakage currents, increased power consumption, and
increasing parasitics to name a few. All of these problems are
leading many to the conclusion that the industry will reach the
fundamental limits of current CMOS technology. That
however will not be the end to faster chips and increased
storage capacities. Band-to-Band tunneling devices devices
that exploit a finite potential barrier through which electrons
may tunnel [lj—can be used to overcome many of these
problems.
Employing the effects of quantum tunneling has been sought
since 195 7with the creation of the Esaki Tunneling Diode.
These devices are in a unique position—containing lower
leakage currents, faster switching speeds, and a unique
Negative Differential Resistance (NDR)—to revolutionize the
semiconductor industry, however control of the impurity
profiles within the diode technology and integration with
silicon based CMOS technology has proven more difficult.
State of the art tunneling devices require complicated
Manuscript received May 15, 2005. The Microelectronic Engineering
Department, Rochester Institute of Technology supported this work.
R. T. Krorn Ill is with the Microelectronic Engineering Department,
Rochester Institute of Technology Rochester NY 14623-5604 USA
epitaxially grown stacks, which—despite providing abrupt
degenerately doped impurity profiles required for electron
tunneling are currently not compatible with 300 mm silicon-
based CMOS technologies. Furthermore, the technology
required to fabricate them is costly and the processes
expensive confining tunneling diodes to the academic arena.
Proximity Rapid Thermal Diffusion (PRTD) on the other hand
is both efficient and cheap- an exotic means to creating abrupt
degenerately doped impurity profiles.
This diffusion technique utilizes rapid thermal annealing
technology currently present in the semiconductor industry. In
industry, doped layers have been traditionally produced using
ion implantation followed by thermal annealing to repair
subsequent lattice damage [3]. PRTD is a technique whereby a
wafer is coated with spin-on glass (SOG) dopant and separated
by a small distance (on the order of 300iim) from a device
wafer. When both wafers are heated in the RTA the dopant
species of the SOG matrix out-diffuse and dope the
semiconductor surface via gas phase transport.
Complex and influenced by many factors heating rate,
cooling rate, source/device spacing, ambient flow rate, source
preparation, and device preparation to name a few PRTD is
in a unique position for it agrees with the industry’s current
technological trend imposing a demand for shallow heavily
doped junctions [3].
Unlike ion implantation and molecular beam epitaxy
(MBE), PRTD can create CMOS compatible ETDs at a
fraction of the cost. This technique provides a fast turn around
rate and consumes little thermal budget. With further
characterization one can foresee possible back end integration
as the doping schemes of CMOS technology begin to require
impurity concentrations on the order of 1x1021cm3. PRTD
may be an answer to Band-to-Band tunneling device
integration and if not, at the very least, will provide an
alternative doping strategy to those interested in creating
shallow heavily doped junctions in a variety of material and
topography.
11. THEORY
A. Proximity Rapid Thermal D~ffusion
Proximity RTD is a complex process consisting of several
steps similar to those in a chemical vapor deposition (CVD)
process except for the fact that, unlike CVD, the dopant source
in PRTD is not fed into the chamber but released from a SOD




source [3]. The RTA used in PRTD emits ultraviolet (UV)
radiation from tungsten-halogen lamps, which surround a
quartz chamber used to house the silicon wafer. Silicon
absorbs UV readily and as such one may heat the silicon
substrate quickly. This heating strategy is responsible for both
the diffusion and absorption of the dopant.
In the RTA, temperature is monitored using one of two
methods: by attaching a thermocouple to the back of the
silicon wafer or by using a pyrometer to monitor the emission
of the silicon substrate. Both methods have their advantages
and disadvantages: a thermocouple for instance ensures an
accurate reading, but is costly and adds to the thermal mass of
the substrate; a pyrometer on the other hand is inexpensive and
not intrusive, but less accurate especially after line of sight
obstruction.
This diffusion technique relies heavily on the preparation of
the SOG sample. Unlike CVD, PRTD uses a constant source
requiring that the SOG matrix out-diffuse readily for both
short and extended periods of time (depending on the impurity
profile needed). Studies show that the thickness of the 50G.
the cure temperature, and cure time affect its out-diffusion
properties. When the SOG is spun thin and cured at higher
temperatures the matrix emits less [3]. If both Boron and
Phosphorous sources are cured with the same temperature and
time the Phosphorous emitter becomes the limiting factor for
its diffusion is optimum when cured at 150°C [3].
Due to these restrictions optimum diffusion occurs with
thicker SOG layers cured at I 50°C-200°C. For this reason the
author chose a curing process at 200°C for 20 minutes. This
ensured elimination of any volatile organics present in the
SOG film, which could harm the quartz chamber during
diffusion while at the same time ensuring repeatable highly
doped profiles. As a result repeatability in the temperature
profiles during fabrication becomes a concern for replication
will only occur if the temperature does not vary within each
run.
B. Conventional Diode
A conventional diode consists of two doped regions one with
an acceptor impurity and the other with a donor impurity. In a
conventional diode the p-n junctions are non-degenerately
doped the valance and conduction energy bands are more
than 3kT from the fermi energy band and for this reason
tunneling does not occur with little forward bias.
As one forward biases the structure, the conduction and
valance bands of both the p and n regions begin to lineup
sanctioning thermal current flow Fig. I. As one reverse biases
the structure the conduction and valance bands of both regions
begin to separate. This separation can provide the carriers with
the kinetic energy needed to ionize a semiconductor atom
resulting in the creation of another carrier known as
avalanching thereby contributing to negative current flow.
The term breakdown is given to the voltage at which
avalanching dominates and at this voltage the reverse-bias







Fig. I. Conventional p-n diode energy band diagram at Va<Ov. Va Ov, and
Va>Ov biases. When the diode is in forward bias (Va>Ov) diffusion current
dominates. At a large reverse bias (Va<Ov) the energy loss of each cany per
collision is enough to ionize a semiconductor atom. This is called avalanching
and should not be confused with the Zener process.
The total space charge region generated by the p-n region
and modified by the applied voltage may be expressed as (I).
It is interesting to note that as the acceptor and donor impurity
concentrations increase their effective space charge regions
decrease as shown in (2) and (3) respectively. This decrease in
barrier width is extremely important when considering the size
of the electron and its behavior as dictated by quantum
physics.
According to quantum physics and particle-wave duality an
electron is more likely to behave like a wave in a confined area
[7]. As the wave function of the electron encounters the barrier
induced by the space charge region there is a finite possibility
that the electron may tunnel through [7]. The probability of
tunneling increases as the dopant concentrations of the p-n
junctions increase, because the space charge region decreases.
For this reason tunneling diodes require degenerately doped
profiles.
LJ1(Vb.+vL+L~l 2
[~q) ‘ t~Na Nd)]
Nd 1
W=Li I (2)A [(Nd+Na)J
~ =L[ Na 1 (3)D [(Nd+Na)j
C. Tunneling Diode
A tunneling diode is much like a conventional diode for it
consists of two doped regions one with an acceptor impurity
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and the other with a donor impurity. The difference with a
tunneling diode is that these regions are degenerately doped
the valance and conduction energy bands are within 3kT of the
fermi energy band thereby decreasing the space charge
region and increasing the probability of tunneling. Ideally, the
doping profiles are completely abrupt allowing a majority of
the electric field to drop between the two regions as shown in
Fig. 2.
Fig. 2. Conventional p-n tunneling diode energy band diagram at Va>Ov and
Va>>Ov biases. When the diode is in forward bias (Va>O) electrons are
capable of interband tunneling (if available energy state exists in which to
tunnel). Further forward biasing the TD (Va>>O) results in thermal current.
Between these two region TDs exhibit a unique negative differential
resistance (NDR).
The ETD current measured by applying a bias may be
broken into three component currents: a tunneling component,
a thermal component, and a leakage component Fig. 3. The
space charge region Fig. 2 helps control the tunneling
component. As one forward biases the ETD the probability of
interband tunneling increases for a short time before starting to
decrease, coinciding with the bias point where the available
states in the valence band are no longer in alignment with
populated states in the conduction band.. This decrease is
attributed to a decrease in the available energy states to which
an electron may interband tunnel. Observed while measuring
the current flow Fig. 3 and also known as Negative Differential
Resistance (NDR)—where resistance increases for
incrementally increasing voltages resulting in a current flow
decrease this characteristic is unique to band-to-band
tunneling devices.
As the applied bias increases further, the thermal current
component dominates and the device behaves like a typical
diode. L.eakage current also known as excess current
results from errors in fabrication. Poor isolation, self-induced
interstitials, and poor metal contact are a few of the many
contributors. Superimposing these three current components
results in a characteristic “N” type current versus voltage
response Fig. 2.






4 ~._...4 •.....,~ .
Fig. 3. Three current components of a tunneling diode. Tunneling current,
thens~al current, and excess (thermal) current add due to the principle of
superposition resulting in the final current characteristic of this band-to-band
tunneling device
After fabrication one may characterize the ETD. A high
PVCR (4), high peak-current-density (5), and low valley
current density (6) are ofien sought. State-of-the-art devices
contain PVCRs greater than 3 and J~,s in the kA range. Such
characteristics are often ideal especially when intending to
create trinary logic. It is not uncommon to see the PVCR of an
ETD drop from 2.8 to 2.0 resulting from an increase in series
resistance after integration.
III. EXPERIMENTAL PROCEDURE
The vertical p-n tunnel diode devices were fabricated on
6-inch I .5m~2-cm n-type silicon wafers. The highly doped
bulk was chosen for the process split required it. Two main
splits were considered during fabrication- those devices
containing boron profiles only and those devices containing
boron and phosphorous profiles shown in Table I.
Modeling these profiles proved difficult and as such one set
of devices were made simpler than the others. The
background concentration of the n-type silicon wafers was
approximately lxIO’9cm ~ and because ETD require
degenerately doped junctions the boron concentration of
approximately 2x I 020cm3 ensured that p-n compensation
would not occur in these simpler devices. The SOG sources
used in this investigation were Phosphorosilicaflim Ix 1021












Krom, R. 23” Annual Microelectronic Engineering Conference, May 2005 14
The device wafers were cleaned using a standard Radio
Corporation of America (RCA) clean and each wafer was
cleaved into four pieces. rhis bulk processing ensured
efficiency. Research has shown an efficient diffusion
scheme exists for phosphorous at 900°C for I second,
phosphorous drive at 900°C for 90 seconds, and boron
diffusion at 900°C for I second [2]. As such the following
sub splits were considered: 750°C, 850°C, 900°C, and
950°C 1 second phosphorous diffusions followed by a
90second drive-in and completed with a I second boron as
shown in Table I.
Time was spent creating the diffusion recipes of the RTA.
They needed to be repeatable and accurate so as to ensure
replication between each treatment combination. After
recipe creation the sources were fabricated. The source
wafer type was chosen (6-inch 30Q-cm p-type silicon) and
the sources spun at 3000rpm for 30 seconds at room
temperature. They were cured at 200°C for 20 minutes as
discussed in the theory section and cleaved into four pieces.
The cleaved device was placed front side up on a base
silicon wafer. The phosphorous source wafer was place
front side down above the device and separated by three
300~im silicon-carbide spacers immediately after source
preparation. The door was shut on the RTA and the
diffusion run started three minutes later. The N2 ambient
flow rate was set to 4au (arbitrary units) and heated at
30°C s. A ramp rate of 150°C s was considered but
disregarded. Research has shown that the lower ramp rate
minimizes stress and interstitials created in the device
during the ramping process [2].
After the I second phosphorous diffusion the source and
spacers were removed and the phosphorous driven-in for 90
seconds so as to reduce the surface concentration. The
devices were cleaned in HF (50:1) for 1 minute, rinsed in Dl
water, and dried in N2 to remove any native oxide that
could block the boron diffusion. Boron diffusion was
conducted for I second followed by another (50:1) HF dip,
Dl rinse, and N2 dry to eliminate any native oxide. One
should note that the temperature was monitored using a
pyrometer.
Aluminum was evaporated to a thickness of I 500A and
patterned. Photo Level I consisted of aluminum contact
definition: a contact mask array of 20pmx20~im,
50pmx50~im, and 75pmx75jim features was used. To
provide fine contacts and block the subsequent aluminum
wet etch Shipley 1813 resist was soft baked at 115°C for I
minute and hard baked at 125°C for 2 minutes. The
aluminum wet etch was conducted and stopped by visual
inspection.
After the contacts were defined the photoresist was
removed with acetone. Using the Aluminum contacts as an
etch block the devices were isolated using a Dry Tech
reactive ion plasma etch in SF6 4sccm, CHF3 l6sccm,
75mTorr, and 100 W. This recipe formed mesas
approximately 3500A deep.
After fabrication the devices were tested using the
Keithley 4200 Semiconductor Parameter Analyzer. Current
versus voltage responses were measured and evaluated with
respect to the fabrication process and die location. A
complete comparison between the process splits was not
performed. Wafers I and 5 proved to be resistors (the
PRTD did not work) wafers 3, 4, 6, and 7 proved to be very
good diodes. Tunneling devices were found on wafers 2 and
7 their operation is attributed to closer matching of the
doping profiles vial the phosphorous proximity anneal and
greater boron incorporation respectively.
Wafer # Phosphorous Phosphorous Boron
Diffusion Drive Diffusion
1 750°C Isec 750°C 90sec 750°C Isec
2 850°C Isec 850°C 90sec 850°C Isec
3 900°C 1 sec 900°C 90sec 900°C 1 sec
4 950°C Isec 950°C 90sec 950°C Isec
5 - - 750°C Isec
6 - - 850°C Isec
7 - - 900°C isec
8 - - 950°C Isec
IV. EXPERIMENTAL RESULTS AND DISCUSSION
Fig. 4 shows a comparison of the I~ and 2~~d generation
devices. The tunnel current, valley current, and diffusion
current are labeled on the l~ generation device. Notice the low
PVCR of 1.3 and lower current density when compared to the
second-generation device containing a PVCR of 1.97 and
peak-current-density of 3AJcm2. This difference is attributed to
matching of the dopant profiles. in the first generation device
the n-type region contains a concentration of lxIO’9cm3
compared to a theoretical boron concentration of 2xl020cm3
resulting in profiles that are more than one order of magnitude
apart. The current drive of the 2”‘~ generation device is much
higher due to the match dopant profiles resulting in a narrower
depletion region this was expected.
TABLE I
ETD PRoc’-~ss Sri.rrs
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Voltage (V)
Fig. 5. 50x50 urn2 Esaki diode with a 1.97 PVCR and 3 A/cm2 peak-current-
density. Both P and B were introduced via proximity diffusion.
Fig. 6. Silvaco simulation of 850°C B P As sample (wafer 2). There is little
compensation and the peaks of the boron and phosphorous profiles are an
order of magnitude apart. This is to be expected
Using Silvaco supreme and the temperature profiles
recorded during fabrication sanction simulation of the second-
generation device shown in Fig. 5. Silvaco simulation, as
shown in Fig. 6, reveals a phosphorous surface concentration
of approximately lxlO’tcm ~ and boron surface concentration
of approximately lxlO’9cm ~. Simulation shows that the doped
profiles are separated in concentration by one order of
magnitude as expected. Unexpected is the decrease in arsenic
background concentration. Research reveals this decrease as a
factor involving the creation of interstitials that effectively
lower the arsenic surface concentration. The ramp rate of
30°C s may need to be optimized, but before doing so one
should note that the simulation is not accurate.
Silvaco does not model proximity diffusion with great
accuracy. For one it cannot simulate the emissivity of the
source based on the SOG concentration and source
preparation. And it cannot accurately simulate diffusion from
the RTA process from the source to the device 300i.tm away
within such a short time frame. The main reason for this is
because Silvaco is built with accurate experimental data and
little exists when it comes to proximity diffusion. Silvaco
provides a good idea of what is going on but should not be
trusted without bias.
In Fig. 7 device characteristics were plotted with respect to
die location. Taking measurements from center to edge reveals
a decrease in current density indicating that the PRTD needs to
be optimized. Such variation most likely results from the gas
flow rate used. The gas flow rate was adjusted arbitrarily in
this experiment (4au). The investigator wanted a large amount
of dopant in the device wafer—obtained by lowing the gas
flow [3] while at the same time providing enough gas flow to
promptly cool the wafer after diffusion. As such a gas flow
rate of 4au was used. After experimentation it was determined
that using a gas flow rate of 2au during diffusion followed by a
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Fig. 4. Comparison of Esaki Diodes formed with B-only and P-and B-
proximity diffusion. The current drive of the dual-diffused junctions is higher


























in 1998 [9]. Observation alone reveals the great improvement
between generation and the possibility of further improvement.
The MBE device is not far from the PRTD device, but this
c does not mean that reaching this advanced device’s operation
will be easy. To do so one must decrease the leakage current
responsible for increasing the valley current and increase the
devices current density. Furthermore, PRTD must be
optimized only then will it be reliable.
























Fig. 7. Companson of Esaki Diodes formed with P-B-proximity diffusion.
Profiles recorded from center to edge show variation resulting from PRTD.
An indication that the PRTD needs optimization.
Tunneling Diode Comparison
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Fig. 8. Comparison of 10 and 2°<~ generation devices. The 2,d generation
device comes close to a MBE grown device fabricated by Dr. Rommel in
1998. PRTD isa fraction of the cost and create comparabte devices.
Both generations of Esaki Tunnel Diodes fabricated by
PRTD are compared to a tunneling diode fabricated by MBE
Time (sec)
Fig. 9. Comparison of Phosphorous diffusion profiles. Shows that cooling
rate depends on the time and temperature used.
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Fig. 10. Comparison of Boron diffusion profiles for wafers 1, 2, 3, and 4.
Shows that greater variation exists at shorter times and longer temperatures.
Besides optimizing gas flow, temperature optimization must
also be sought. Fig. 9 shows that for high temperatures and
longer times the profiles are generally stable. The wafers at
these high temperatures also took far longer to cool down.
Further experimentation is needed to determine how much of
an effect gas flow has on the device wafer’s cool rate. It may
be optimum to increase the flow for the higher temperatures
only. Cooling the wafer fast with little defect introduction is
ideal when considering the need for an abrupt junction.
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Fig. 10 shows greater variation. In this case higher
temperatures exhibit slower cool down rates most of the time.
When compared to Fig. 9 however, one may notice that the
cool down of Fig. 10 varies much more. Besides the
temperature used one must note the method of temperature
observation. Using a pyrometer to record the exact
temperature profile within such a short time and such large
temperatures is inaccurate. Ideally, one would seek the use of a
thermocouple. When compared to a thermocouple, a






Temp Profile of 1 sec Boron Diffusion B/As
Fig. II. Comparison of Boron diffusion profiles for wafers 5. 6, 7, and 8.
Shows that greater vanation exists over time. Wafers 5, 6, 7, and 8 were
processed at a later date.
Fig. 11 reveals the effects of run-to-run uniformity. The
B As samples were processed a few days later and in
comparison with Fig. 10 reveal greater variation. At this point
in time the RTA started malfunctioning. In the case of the
900°C run, the machine would not reach the 900°C target and
eventually aborting by turning off. This error in ramping
(especially at higher temperatures) leads the investigator to
believe that a thin film of material exists within the quarts
chamber. If obstruction of the pyrometer’s line of site is not
the case then such error could be explained by a faulty
pyrometer (wiring). It is hard to say what the machine was
subjected to during its Spring quarter run—a run in which it is
subject to all sorts of materials and processes but there can
be no doubt that something changed between May 16th and
May 19th
Ultimately, when comparing Fig. 9, Fig. 10, and Fig. 11 one
can see that an optimum window does exist. Careful tedious
experimentation will reveal this window and it is hoped that
such a process will lead to a more advanced device well above
the MBE device as shown in Fig. 8.
University of Notre Dame. ETDs have been fabricated using
this diffusion technique and characterized. PRTD
optimization must be investigated further and RTA
malfunction must be determined before future work can
proceed. RIT now has a new doping scheme, which can
provide highly concentrated shallow junctions on a variety
of material and topography without inducing lattice damage.
Further investigation must be performed to determine
integration capability and long-term reliability.
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V. CONCLUSION
It was the purpose of this investigation to produce Esaki
Tunnel Diodes formed by PRTD—in house at RIT a
process recently characterized and demonstrated at the
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i~ie1d Induced hand-to-Band Tunneling Effect
Transistor (FIBTET)
David Pawlik, Student Member iEEE
Abstract A field Induced Band to Band Tunneling Effect
Transistor was designed, fabricated and tested. The devices are
to take the shape of finFETs and plainer devices i~hich will
employ mesa isolation technology. Degenerate dopings were
achieved through the use of proximity diffusion in a rapid
thermal processing tool. Final results include design parameters,
fabrication parameters, fabrication techniques, SEM Images,
electrical test results & analysis, and areas of continuing work.
FIBTET, is structured the same as a finFET except for
degenerately doped source, drain, and body regions. It has
been shown the lth-Vd5 and Ids~Vg, characteristics exhibit NDR.
A. Device Structure
II. THEORY OF OPERATION
The FIBTET is structured similar to a finFET (See Diagram
below).
Index Terms FIBTET, Negative Differential Resistance




CONVENTIONAL CMOS technology is approachingfundamental limits. As a result new devices a e bei
researched as replacements. For years it has been accepted
that band to band tunneling devices have extremely high
switching speeds, lower leakage currents, lower power
consumptions, and better scalability. As an added benefit, the
I-V characteristic contains a characteristic negative differential
resistance (NDR). This characteristic can be employed as a
load element in a latch or multi-valued logic circuit.
The ability to move away from a binary counting system and
into a ternary, quaternary or even higher system has obvious
advantages in computing. The best initial target niche is
memory.
However, most research advances have been made in
tunneling diodes. Furthermore, reasonable Peak to Valley
Ratio’s (PVCR) have been mainly achieved in Ill-V
semiconductors, or with MBE grown Si/SiGe resonant
interband tunnel diodes. These technologies, which do show
significant promise for integration with CMOS, are
nonetheless two-terminal structures.
Additionally, diodes do not have any power gain. However,
a band-to-band tunneling transistor device that exhibits NDR
would have the power gain needed for an all tunneling
transistor circuitry architecture. The proposed device, the
This work is part of the senior design project requirement for a B.S. degree
in Microelectronic Engineering at the Rochester Institute of Technology
(RIT). The results of this project were presented at the 23~’ Annual
Microelectronic Engineering Conference on May 10, 2005 at RIT in
Rochester, NY.
D. Pawlik is with the Microelectronic Engineering department at the
Rochester Institute of Technology in Rochester, NY
Si
Fig. 1: Conceptual Drawing of FIBTET
The fin is made of crystalline silicon that is placed on top of
an isolativc oxide. The fin’s height should be about twice that
of its width. The gate is poly-silicon, with minimal gate
thickness.
The source and drain regions are degenerately doped with
one type of dopant, and the body region is degenerately doped
with the other type. The gate is doped at the same time as the
source and drains, however it is not necessarily degenerately
doped.
B. Band Structure
Though the device can be doped either PNP, only the NPN
doping scheme will be created. For the band structure see
figure 2.
Dx Source
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As seen in Figure 2b, the band gap provides the
electromagnetic barrier through which the carriers try to tunnel
through. As the valence band in the body region becomes the
same energy level as the conductance bad in the S/D regions
the tunneling current will be cut off. In other words, as voltage
is applied, a tunneling current will flow through the device.
When a certain voltage is applied, the tunneling current will go
to 0 A, with essentially only a leakage current will be
dominant. After more voltage is added, the normal thermal
device current will take over.
1!
C
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Fig.s 3: a) lds-Vds curve b) Ids-Vgs. Data from reference [2]
than 2.0, which is recognized as the absolute minimum needed
for circuit applications.
In order to get devices with high PVCR values, the PN
junctions need to be very sharp and nearly matched in doping
levels. Ifihejunctions diffuse and broaden out, figure 2c, than
the tunnel barrier becomes much large. Since tunneling
current has an exponential relationship with barrier thickness,
the tunneling current will dramatically decrease. It does not
take much before the tunneling current becomes washed out by
the leakage current, as can be seen in figure 4.







Fig. 4: Ids-Vgs curve with conductance (slope). Data from reference [1]
As seen in figure 4, there is no PVCR to speak of.
However, there is a kink in the I-V curve. This kink is due to
an increased current drive due to tunneling. However, the
tunneling current is less than or equal to the leakage current.
A plot of the slope (conductance) more distinctly shows where
tunneling current exhibits.
D. Multi- Value Logic
As mentioned above a PVCR of at least 2.0 is needed in
order to create multi-value logic circuits. The easiest way to
obtain multi-value logic is a tunneling SRAM circuit. 2
tunneling diodes are placed in series, and another device (such
as a MOSFET) can be used to drive a current (See Figure 5).
Figure 3a shows the source to drain current characteristics
as the gate voltage is swept. Figure 3b is the drain current as
the drain voltage is swept. Both curves has a PVCR greater
Fig. 2: a) Cross-section of FIBTET b) Ideal band structure c) Band
structure if too much dopant diffusion occurs
C. Expected Results
P/CR - 2.54
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Vcc devices (3), is half that required for traditional SRAM cells(6). So there is an increase in storage capacity per cell and per
unit area.
111. PROCESSING & PROCEDURE
T
Fig. 5 Tunneling SRAM circuit for trinaiy logic
For the operation of this circuit, a simple load line analysis





A mask set was designed with the intent of having fin based
tunneling transistors (FlBTETs), tunnel diodes (with
horizontal current flow), normal transistors, normal diodes,
and resistors. Also, the same devices in the form of planar
mesa structures were designed. The fabrication is to be done
on SQl wafers, therefore mesa isolation will be sufficient. To
accommodate all of the devices, plus electrical test structures,
7 masks were needed.
A 42 step processing procedure was than developed.
Originally the procedure included a ploy-silicon sidewall
spacer image transfer process in order to create the thin fins.
Ion Implant was going to be employed to get dopants into the
devices. RTP was to be used for dopant activation, and a
thermal OxyNitride gate dielectric grown using a furnace.
Most etches need to be an-isotropic, and therefore done using
a RIE tool.
The spacer image transfer procedure is a precise technique
that does not rely on good photolithography in order to create
very small structures. See reference [3] for details. The target
fin width was 7Onm, with a height of I 2Onm.
Though fins were successfully created, the procedure was
modified such that only planar tunneling devices and resistors
were created using mesa isolation techniques. This resulted in
a much shorter and easier procedure. Also, a proximity
diffusion technique using RTP was used in order to introduce
the dopants into the device structures. See reference [4].
Fig. 6: Load Line for tunneling SRAM
The load line in Fig. 6 has two stable operating points,
corresponding to the intersections of the load and drive diodes
in the positive differential resistance regions. In the NDR
region, however, the circuit is inherently bistable. Thus,
biasing in this range will tend to force the circuit to latch either
to a 0 or I state. The drive current determines the voltage
level. In principle if several of these device are connected in
series, the number of intersection points will increase.
Therefore, a 0, 1, or 2 can be stored in this cell, instead of just
a 0 or I if the load is determined by two series connected
diodes. The storage capacity of a base “x” system compared
to binary can be calculated with equation 1.
— log(2) *
log(X)
Equation t: calculation to find number of bits needed in a base “X”
system to provide same storage capacity as binary. “n” is the number of bits,
the subscnpt detenrnnes the base number, and “X” is any whole number
For a base 4 SRAM, half the number of bits are needed for
equivalçnt storage in a binary system. Also, The number of
IV. RESULTS
Fin structures of 65nm in width (figure 7) were successfully
created. However, due to differences in etch rates between
bulk and SQl wafers caused these devices to be lost.





Fig 7: Fin structure (65 nm wide). Location in film stack unknown (most
likely into the BOX material)
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In future iterations of the project, the addition of stylus
profilometry test structure would help to better control the
timed etching required. Spectroscopic methods could not be
used (VASE was not available) for non-destructive film
measurements. Therefore, as soon as the wafer was etched in
plasma, the vertical position on the film stack was lost. This
resulted in overetching, thereby losing the SOl device
structures.
Another attempt was made, where only the planar devices
were to be made. This procedure only required a single
plasma etch, and therefore could be completed with high
confidence. Other etches utilized high selectivity chemical
etchants.
Though no tunneling transistor devices have been found
demonstrated, multiple diodes have exhibited a kink in their 1-
V characteristic which may indicate the presence of strong
tunneling current. Furthermore, these diodes have extremely
low breakdown voltage (< I V), suggesting that they are
behaving as backward diodes. As seen in Figure 8, no NDR
exists. . The slope (conductance) is also plotted. It shows a
significant decrease in the slope occurs around 0.15 V, which
coincides with the peak voltage in an Esaki diode. Also of
note is the very low drive current in this region. This low
current and lack of NDR indicates that the PN junctions are
too broad. This is most likely due to a drive-in diffusion step
that was done after both dopants were placed into the SOI
layer. This would cause a band structure more like figure 2c
instead of 2b. Additionally, it is possible that during the
doping process, the dopants did not completely diffuse through
the entire Si film atop the BOX. This may have left a parasitic
region that effectively “shorted” the junction.
Figure 8 conclusively shows that a tunneling device was
created. Assuming there are appropriate profilometry
structures in the next mask set, and that the fins are small
enough such that no drive-in steps are needed, FIBTETs can
be successfully created.
More analysis will be done on the wafer fabricated in order
ensure a successful 2” generation fabrication. Initial wafer
mapping shows that some areas of the wafer have bad p+-type
resistors, but good n-I--type resistors, and vice-versa. Also, due
to reprocessing, some devices had significant amounts of SOI
etch away. The reason for this is under investigation.
V. CONCLUSION
A 65 nm wide fin structure was successfully fabricated. Planar
tunnel diodes were successfully fabricated. These devices did
not exhibit NDR, however show that a horizontal tunneling
transistor devices can be fabricated. Special attention must be
placed into profilometry structures in order to monitor etch
rates and current location in the film stack.
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Fig. 8: I-V characteristics of a horizontal planar diode structure with its
corresponding conductance
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Printing of Contact Holes for the 45nm
Generation using Immersion Interference
Lithography
Michael A. Slocum, Student Member, iEEE
Abstract Interference lithography is a valuable tool for
evaluating photoresist performance at the resolutions
unattainable with conventional exposure tools.
interference lithography is most commonly used to
generate one dimensional patterns such as lines and spaces.
however two dimensional patterns are of much greater
interest to both the resist developers and the device
manufacturers in microlithography. This paper presents a
technique to produce two dimensional images of contact
holes at the resolution of 4Snm half pitch. To our
knowledge this is the highest resolution contacts printed to
date using 193nm radiation. Photoresist patterns with a
half-pitch of 45 nm were formed with an effective NA of
1.05 utilizing the JUT Immersion Interference systeml4l.
The wafer was subsequently rotated and the same pattern
was printed at an angle relative to the original pattern.
This double exposure technique allowed the formation of
the two dimensional features. The images formed were
processed, and the scanning electron micrograph (SEM)
images and analysis of the data will be presented.
Index Terms— Contact Holes, High-NA, Immersion,
Interference
I. INTRODUCTION
A s line sizes continually decrease in the microelectronicindustry, more inventive ways are ne ded in order to
characterize resists in an efficient fashion. The use of
interference lithography has been refined and utilized in recent
history to print very tight pitch, high NA one dimensional
lines. This paper will discuss the possibilities for using the
same technology to print two dimensional images.
In a conventional lithographic imaging system, the mask
pattern is projected into the photoresist following being
projected through a set of lenses. There are a few cases when
the imaging created through interference systems and
This work is part of the senior design project requirement for a B.S. degree
in Microelectronic Engineering at the Rochester Institute of Technology
(R1T). The results of this project were presented at the 23~ Annual
Microelectronic Engineering Conference on May 10, 2005 at RIT in
Rochester, NY.
M. Slocum is with the Microelectronic Engineering department at the
Rochester Institute of Technology in Rochester, NY.
projection systems are equivalent, and one of them occurs
when a phase shift grating (1:1 duty ratio, alternating 180°
phase, 100% transmission) is used with coherent illumination.
The phase shift in the grating cancels the 0” diffraction order,
and the ±i~’ orders are captured within the entrance pupil of
the system. The image that results is the interference fringes
of the two plane waves that interfere at the half-angle (0)
created by the system.
The interference system described is only able to create a
one dimensional structure which consists of lines at a constant
pitch. A two dimensional image can be formed by doing one
initial pass to create the one dimensional image, then using
superposition to sum a second image onto the initial at an
angle, preferably 90° with the first image. This will sum both
passes creating an array of high and low intensity areas in a
pattern much like a checkerboard.
II. THEORY
A. Propagation through thin film boundaries
Traditionally the numerical aperture (NA) of a system is
usually defined as the sine of the half angle of the wave
through air. This assumption is no longer relevant when the
refractive index (n) in Eq. 1 is no longer equal to one[2].
NA n, sin(0,) n2 sin (02)= n~ sin (0) (1)
This equation is used to describe the limiting factor in an
imaging system through the use of Snell’s law. Since the theta
value can never exceed 90° because that angle would describe
total internal reflection, the NA is limited by the smallest
refractive index in the system. In most current lithographic
systems, the final propagation media is air, therefore the NA
limit would be 1.0, but for some new state of the art systems
water is used as the final media which increases the NA limit
to 1.43. With this limit the maximum angle allowed in a
quartz lens or prism would be 66.44° as shown in Eq. 2.
0 sin~’ ~ ~ (9o0)~ = sin 111.43 ~l ~ 66 .44° (2)
flq~ ) ‘~. 1.56 )
With these rules governing the way in which the information
is propagated through varying media, it becomes obvious that
as the refractive index of the media is increased, the possible
NA of a system is increased in a directly proportional way.
The NA that is defined by the propagation media can be
translated into a pitch by using Eq. 3




where A is pitch and k1 is the term that takes into account the
coherency of the system. The k1 term goes to a value of 0.25
for interference systems due to the fact that the interference
fringes are fully imaged. The NA used for the system in this
experiment was 1.05 which results in approximately a 9Onm
pitch.
B. Talbot Interference in a Prism
In order to maintain coherence in the system, a symmetric
Talbot interference system was used[3], and the prism shown





The phase grating acts as a beam splitter which supplies the
~ ~ diffraction orders while the 0th order is blocked. (if any
exists due to the mask gratings not being exactly 180° out of
phase) The turning mirror is created by depositing a reflective
coating onto the facets of the quartz prism. The angle of the
facets as well as the pitch of the phase gratings defines the
angle of the interference beams as they enter the resist. The
top surface of the prism has a quarter wave anti-reflective
coating in order to minimize any stray light. The bottom of the
prism along with the wafer surface forms a fluid gap which can
be used to trap the water used in this immersion system.
This system is designed to be used with a beam that has a
small spatial and temporal coherence lengths. The spatial
coherence is needed in order to ensure that the interfering
waves do not come from different parts of the incoming beam
which will cause a reduction in the fringe visibility. The
temporal coherence of the incoming beam is desired to be
within the optical path difference (OPD) created by the
varying lengths that the diverging beams must travel when they
do not converge at the very center of the prism. Both of the
temporal and spatial coherence needs form the requirement
that the resultant image must be formed at the center of the
prism in order to achieve the desired fringes.
C. Interference System
In order to fulfill the coherence requirements of the system,
the laser has to meet many requirements. The laser used for
the system is a Lambda Physik 193nm line narrowed laser.
The system is depicted in Fig. 2.






The 5x beam expander is used to increase the usable beam
size from 0.5mm to 2.5mm. The 2.5mm field is then defined
by the field stop in order to limit the field to a size that
maintains the spatial and temporal coherence required for the
system. Polarization is maintained by the Rochon prism MgF2
polarizer which can restrict the beam to solely TM, TE or any
value of partial polarization. In order to improve the
uniformity of the beam and filter out the high frequency
information a spatial filter is needed. The spatial filtering
consists of a lens which focuses the beam into a 5OEIm pinhole
that completes the filtering process. The beam splitting phase
grating mask was designed with a pitch of 600nm to create the
desired angle of the diverging beams. For this experiment the
Smith Talbot prism with an effective NA of 1.05 was used
which results in lines having a pitch of 9Onm.
D. Double pass image summation
Since traditional interferometric imaging is restricted to a
single dimension as it is described in Eq. 4, and depicted in
Fig. 3, a new method of forming the image must be designed in
order to create a two dimensional image in the resist. The
equation which describes the interference system takes into
account the beams field intensity E031 which is equivalent in





Fig. I. Sketch of Smith-Talbot prism interference system
quartz
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intersection angle, and the position of intersection on the x
axis.
I ~ 2~E01I2[l+cos(2kxsinO)j 41E0112 cos2(kxsin6) (4)
x
Fig. 3. Depiction of incoming waves which form interference fringes with
pitch dependent upon the incoming oblique angle
As a result of this equation, the only way two-dimensional
objects can be formed is by using superposition to sum two
one-dimensional arrays into one two-dimensional array. This
can be done by summing the aerial images in Fig. 4, and Fig. 5
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Fig. 6. Two-dimensional aerial image created by summation of x and y
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Fig. 7. Two-dimensional aerial image created by summation of x and y
directional passes shown in a top-down view
Given the fact that a second pass is needed to create the
two-dimensional images, the passes do not have to be in
orthogonal directions. There are a few motivations for
imaging the second pass in an angle other than 90° which
consist of additional degrees of freedom, the fact that varying
the angle alters the pitch in the diagonal directions. The
varying pitch can provide further analysis of resist
performance which can be very important for characterizing
resists. A top down image of two passes that are formed when
the images are summed at 60° apart is shown in Fig. 8.
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Fig 4 One dimensional aerial image created by first pass in x direction






Fig. 8. Two-dimensional aenal image created by summation of x
directional and 600 pass shown in a top-down view
Ill. EXPERIMENTAL
The way in which the two dimensional images are formed in
orthogonal directions without the use of an automated
alignment system had to be designed for the experiment to
proceed. The alignment procedure was designed to use the
orthogonal faces of the prism along with the edges of a cleaved
wafer. The wafer piece was aligned to two faces of the prism,
then the piece was rotated 90° and the same sides of the wafer
were then aligned to two faces on the prism. The alignment
procedure is depicted in Fig. 9.
Fig. 9. Alignment system for forming 2-d structures by using the edges of
the prism and cleaved edge of wafer
The film stack also had to be optimized in order to obtain an
image with such a high NA since these processing conditions
result in a devastating high amount of standing waves if the
stack is not optimized. The resist thickness becomes very easy
to optimize, since the main concern for these images becomes
the aspect ratio since resists at 45nm half pitch cannot maintain
an aspect ratio greater than 2:1. With this limitation taken into
account the resist thickness was chosen to be 8Onm, and the
spin speed was calculated to achieve that thickness. Following
the choice of a resist thickness, the BARC (bottom anti-
reflective coating) thickness had to be chosen to reduce the
reflection from the BARC which will in turn reduce the
standing waves in the resist. The BARC thickness was
optimized by using a program, ILSim[lj shown in Fig. 10.
0l
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Fig. 10. Screenshot of ILSim - Reflectivity simulation program to optimize
the BARC thickness to reduce reflectivity from the BARC surface
The program evaluates the reflection from surfaces in the film
stack for a particular propagation angle from the refractive
index term for resist and BARC that is input into the program.
The inputs for the program are the real and imaginary terms of
the refractive index (n & k) for the resist (TOK 1LP-12) and
the BARC (Brewer Science AR29A-8). The program returns
the reflection normalized to the incoming intensity for varying
thicknesses for the BARC layer. From the program a BARC
thickness of 94.1 176nm results in reflection from the film
layer of 0.40047% which is very low and results in a minimal
amount of standing waves in the resist film.
IV. RESULTS
The Talbot interference system with an effective NA of 1.05
was used initially in a single pass capacity in order to get the
dose to size (E5) for the stack. The E. term is used to quantify
the thresholding of the exposure which is used to determine
whether the resulting image will be a contact hole or a resist
post. With the stack that was used for this experiment the E5
was found to be I 6mJ cm2, which is actually an undesirably
fast dose for the experiment. The smaller E5 is due to the resist
being a fast acting line resist instead of a contact hole resist
which traditionally has a much higher E5. The need for a
higher dose to size for the 2-d printing is due to the fact that a
very high precision in dose is needed across the entire wafer in
order to create equal pitch lines, and this can be done more
easily by having a slower acting resist. The first results were
produced using a threshold of 0.44E5 for both passes in order
to create contact holes in the positive photoresist that was used
for these exposures. The SEM image of the contact hole
structures is shown in Fig. 11, and the simulation results using
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Fig. 12. Simulation of contact hole structures with resist threshold model
Additional exposures in the experiment were designed to form
resist posts by thresholding the exposure at a higher value of
0.56~E~ or a 9mJ cm2 exposure. The SEM image of the resist
post structures is shown in Fig. 13, and the simulation result
using the resist threshold model is shown in Fig. 14.
~j,. #05%t 8O1I~W#Rr~ ..
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Fig. II. SEM image of resist post structures imaged with O.56E~ in both
directions
The double pass exposure system was used with the
interferometric immersion system in order to create contact
holes and resist poles on a 9Onm pitch grid. The use of
thresholding the exposures at varying values was used to
change the resultant image from contact holes to resist posts
depending on the threshold chosen. It was found that a
threshold of 0.44E~ is optimal for contact holes while 0.56E5 is
the best dose to create resist posts.
Double pass exposures with interferometric lithography has
proved to be a simple way to achieve a very tight pitch grid
without having to deal with the many concerns and costs of
creating these images with a traditional projection system. As
a result of the ease in creating these very small pitch grids this
method becomes extremely useful in characterizing contact
hole resists for the future process nodes. This method can be
used to print contact holes that are only limited in pitch by the
refractive index of the materials being used to propagate the
beam. Historically the restrictive media has been the medium
between the lens and the resist stack, but with the possibility of
high refractive index propagation media the restriction can
easily become the resist.
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In-Situ Aberration Metrology using
Phase Wheel Targets
Matthew M. McQuillan
Abstract Aberration metrology and monitoring of lithography
projection systems in the semiconductor industry are becoming
more important as today’s ICs are printed at sub-100 nm
resolution. AJI lenses suffer from lens aberrations and it is
important that the lithographer knows which aberration and the
magnitude of the aberration in order to understand its impact on
the process window and resolution limitations. A technique and
process to recognize and measure lens aberrations in-situ has
been developed using a phase wheel target at 157nm and 193nm
lithography. This project will use the phase wheel target
technique to extend aberration monitoring into i-line lithography
using RIT’s Canon exposure tool. Test reticle design, layout and
fabrication, as well as the exposure process optimization will be
carried out for the technique to work at 365nm. First order
aberrations from the Canon exposure tool will be identified using
this system.
Index Terms Aberration, Phase Wheel Aberration Target,
Phase Shift Reticle
1. INTRODUCTION
THE process design begins with simulation of the phasetarget feature u ing KLA Tencor’s lithography simulator
Prolith. The phase wheel target consists of eight dots that are
phase shifted 180°, each azimuthally placed at 45° intervals
beginning at 0°. Centered in the eight phase shifted target is
one more phase dot also phase shifted 180°. Phase wheel
target dimensions are dependent on the wavelength of
lithography. The feature design is divided into three
components (Fig. I). LI is the first component and is the
width of the outer or radially positioned phase dots. The
second dimension L2, is the spacing between the radially
positioned phase shifted dots and the phase dot centered in the
phase wheel feature. The third dimension is the diameter of
the central phase dot. The correct ratio of LI :L2:L3 must be
found through simulation to minimize the number of iterations
needed to develop a working process for aberration detection
at i-line lithography. L4 is the distance from the outer edge of
This work is part of the senior design project requirement for a B.S. degree
in Microelectronic Engineering at the Rochester Institute of Technology
(RIT). The results of this project were presented at the 23”’ Annual
Microelectronic Engineering Conference on May 10, 2005 at RIT in
Rochester, NY.
M. McQuillan is with the Microelectronic Engineering department at the
Rochester Institute of Technology in Rochester, NY.
the phase shifted to the “shield.” The use of the shield
eliminates stray light preventing shadowing of phase dot
features. Geometry dimensions to be simulated are limited by
0.52 1.52 2.52 <L3<_i~_.
<LI <—two relations NA NA and ~ NA L2 is
experimentally detennined so that LI and L3 are spaced far
enough that aberrations do not cause the phase dots to interfere
but rather do allow them to come in contact each other when
heavily aberrated or severely defocused. The phase wheels
also are not to be placed at a dimension where they are
completely isolated from each other. Simulations have been
done based upon the above geometrical considerations to test
these targets under a wide range of conditions. Once
simulations demonstrated the desired sensitivity results from
an aberrated wavefront, the mask layout is then created. The
phase wheel target has been used to detect higher order
aberrations but for this project will be demonstrated to detect
mainly low order aberrations. Past attempts at developing
correct geometries have demonstrated that simulations do not
always correspond to actual results; to help ensure a working
target design multiple simulated geometries have been placed
on the designed reticle. The completed reticle design was
submitted to the SMFL Mask House. The mask was then
etched using the Drytek Quad to give a 180° phase shift in the
phase dots, and the chrome shields were then patterned over
the etch phase dots on the mask. Using the SSI track, the 6”
wafers were coated with ~—3000A of photoresist and exposed
through focus and dose. The phase wheel targets were then
inspected under a scanning electron microscope and compared
with simulated results. Using this technique, aberrations the
Cannon stepper suffers from were revealed.
The phase wheel target is being implemented as an
aberration monitoring tool because lines created at phase
transition regions demonstrate a high sensitivity to aberrations
[1]. This target increases the sampling of the pupil, detecting
aberrations at multiple orientations. The feature on wafer
results in dark lines along phase transitions in the shape of a
doughnut.
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Figure 4. Mask layout of phase wheel targets. The phase dots can not
actually be seen because of their sub-micron size. The red dots indicate
where etch rates and depths were obtained for different areas of the mask
Using the KLA/Tencor’s lithography simulation software
nine phase wheel targets were designed for i-line lithography.
The feature dimensions are given in Table 1.
TABLE I
PHASE WHEEL TARGET DIMENSIONS ON WAFER
Diameter [nml
Figure 3. Demonstration of three-foil aberration and the resulting phase dot




The mask for the phase wheel target is a two-layer mask.
The first layer of the mask is the “dots.” These dots become
the phase dots once the quartz is etched using the remaining
chrome as the etch mask. Once the phase dots are etched the
chrome around the phase dots needs to be cleared. This is
completed by writing a large circle around all of the other
phase dots. Also included in the first layout of the mask are
l00!lm x 100~im boxes used to measure the etch depth of the
Green highlighted features are the features that were analyzed from the mask.
B. Mask Etch
To obtain a it phase shift, equation I must be used.
Equation 1 is dependent on A, the illumination source in this
case i-line illumination (365nm). Lastly n1 is the refractive
index of the quartz. With these variables the required etch
depth for a it phase shift can be calculated, about 3720A.
M
(1)
An in house etch recipe was developed. This recipe was
developed to be very conservative to ensure the correct etch
depth would be achieved. This recipe can be seen in Table II
Figure 1. Phase Wheel Target feature mask layout. inc e area is quartz.
The grey circle areas are 71 phase shifted dots The dimensions of the phase
wheel target are also labeled
In an ideal exposure tool aberrations would be close to zero
or nonexistent. In this case all of the phase dots printed would
appear to be concentric and show no apparent deviation from a
circular shape as seen in Figure 2.
smaller phase dots because of the possibility of loading effects.
The etch depth is very important because the phase shift is
dependent upon the etch depth. However the phase dots
themselves are too small to be measured using the profilometer





Figure 2. Ideal pattern printed on wafer phase wheel target. All phase dots
appear concentric suffering from very little aberration.
When aberrations are introduced or can not be eliminated from
a lithography system, the appearance of the phase dots changes
dependent on the severity and type of the aberration.
The total etch was divided into four etches to ensure an etch
depth close to the target etch depth. This allows the etch rate
to be controlled throughout the etch process and reduce the
risk of an over etch. The etch depth was achieved by Y2 etch,
‘/4 etch, and two 1 8 etch final etches. The final etch depth was
in the range of 3612-3705A, just a few degrees short of the
desired 1800 phase shift but well with in the required phase
shift to get quality results.
Ill. EXPOSURE/RESIST PROCESSING
A. Resist Processing
Olin62O photoresist was used in this experiment. To clear
the center of the phase dots, a thin high-contrast resist is
needed. However original viscosity of this resist, when spun at
high RPM’s, produced a —.7000A film. Resist was thinned (as
to increase the solventldecrease the solids) to allow the thinner
coats. The Olin 620 resist was thinned using BTS 280-Ethyl
Lactate in a 1:1 ratio. The new thinned resist coated uniformly
(±100 A) at 2700 A, at a spin speed of 2000RPM using a
manual coating technique.
B. Exposure Tool Setup
The exposure tool evaluated was RIT’s Cannon i-line exposure
tool. The tool settings can be seen in Table ill.
The correct exposure dose for the phase wheel targets was
determined by running a dose matrix on a wafer and locating
the dose required to clear all exposed photoresist.
IV. RESULTS
Phase Wheel Target images were collected through focus
after exposure. The images were collected using a LEO
scanning electron microscope (SEM). Phase wheels were
analyzed using knowledge of phase wheels shape dependence
on lower order aberrations by completion Prolith simulations
30
of aberrations through focus. Using iterative technique,
combining previous knowledge from Prolith simulations and
resimulating obvious aberrations to match on-wafer results.
Results of feature “A” from the RIT Canon exposure tool
through focus can be seen in Table III. The simulation
demonstrates that the RIT i-line Canon exposure tool suffers
from ~—0. IA 45°-astigmatism and -—-0.1 A x-coma third-order
aberrations.
TABLE III




The ground work for i-line phase wheel targets has begun at
RIT. Mask design, feature dimensions through simulation,
fabrication of mask, and demonstration of working phase
wheels has been completed. Using this technology the RIT
Canon exposure tool suffers from —0.1 A 45°-astigmatism and
—-0.IA x-coma third-order aberrations.
ACKNOWLEDGMENT
RIT Faculty: Dr. Sean Rommel, Dr. Bruce W. Smith,
Prof. Dale Ewbank
R1T Students: Michael Aquilino, Dave Pawlik, Jan~es Park
RIT Staff: Lena Zavyalova, Emil Piscani, SMFL Staff
REFERENCES
[I] L. Zavyalova, B.W. Smith, T. Suganaga, S. Matsuura, T. itani, i.
Cashmore, in-situ aberration monitoring using phase wheel targets’,
Proc. SPIE 5377, (2004)
(2] V.N. Mahajan, “Zemike circular polynomials and optical aberrations of
systems with circular pupils”, Eng and Lab Notes 17, R. Shannon ed.,
(1994).
[3] B.W. Smith, Variations to the influence of lens aberration invoked with
PSM and OAI, Proc SPIE 3679, (1999).
McQuillan, Matthew M. 23~ Annual Microelectronic Engineering Conference, May 2005
and has an etch rate of about 7 A/second.
TABLE II














RIT~s CANNON 1-LINE EXPOSURE TOOL SETTINGS
- NA =0.52
- Sigma 0.6
- Dose 8OmJ cm2
Focus 1.5 1.5 rim,
steps 0.6jim
- Reduction Ratio 5:1
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Characterization and Optimization of
a Bi-Layer BARC
Ryan M. Stamp
Abstract Standing wave effects have been seen throughout the
history of microlithography. Due to standing wave effects, the
line width control of imaged lines in photoresist is compromised.
A technology that has emerged as strong solution for the
reduction of standing wave effects is a Bottom Antireflective
Coating (BARC) that is deposited onto the wafer before the
photoresist deposition. By reducing the substrate reflectivity, the
standing wave effects can also be reduced dramatically.
The 193 nm photoresist and the bi-layer BARC films were
characterized and then optimized to reduce standing wave effects
within the 193 nm photoresist. A bi-layer BARC film
configuration that reduces the reflectivity to less than 1% for
both of the experimental numerical aperture settings of 1.OSNA
and 1.3NA is the goal of this project and was achieved in the RIT
SMFL cleanroom. Also, a single-layer BARC system was
designed to reduce substrate reflectivity to less than 1% at a
setting of 1.O5NA. This single-layer design was used as the
control experiment or baseline to prove that a bi-layer BARC
design is much more efficient than a single-layer BARC system.
Simulations were conducted for the design of the multi-layer
lithography systems using ILSim 1.0, an interferometric
lithography simulation software as well as a simulation program
on the JA Woolam Co., Inc. Variable Angle Spectroscopic
Ellipsometer (VASE), which was also used to characterize the
193nm DUV resist. The simulations are run by utilizing the
refractive indexes (n) and the extinction coefficients (k) of the
films being used, which are the optical characteristics of the films.
Jmaged lines and spaces were then exposed for each of the two
designed film stacks and at the two NA settings as stated above.
Imaged lines of 45 nm and 35 nm were obtained at l.O5NA and
1.3NA, respectively, for the bi-layer system, while only 45 nm
lines could be obtained with the single-layer BARC system. Since
the project objectives and goals were reached, a brief proposal to
push the limits of the bi-layer BARC system to 1.5NA is
suggested.
Index Terms Antireflective coatings, BARC, Immersion
lithography, Standing wave effects
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1. INTRODUCTION
Throughout the history of semiconductor-based lithography,
standing wave effects have been seen due to the high
reflectivity of the silicon substrate. As the critical dimensions
of IC technology become smaller and smaller, the effects of
standing waves have a greater impact on sidewall angles, CD
control, and exposure intensity. With the introduction of
antireflective coatings, standing wave effects can be
diminished by significantly reducing reflectivity within the
system through absorbance or destructive interference.
A Bottom Antireflective Coating (BARC) can be either true
antireflective coating, meaning the reflection from the
substrate is reduced by destructive interference, or can
incorporate some absorption properties that absorb the
exposing light after it exits the photoresist layer. Reflection
occurs at the interface between two separate media with
different refractive indexes. If a light wave is traveling
through a media with a small refractive index into a media
with a larger refractive index, the light will reflect back at the
interface between the separate media. When photoresist is
deposited onto a highly reflective substrate (i.e. Silicon,
nitride, silicon oxide, etc.), the interface between the two
layers will cause light to be reflected back up through the
photoresist resulting in constructive interference. This is the
cause of the standing wave effects, which can be seen in the
sidewalls of the features that are being imaged.
Figure 1 shows what negative impacts that standing wave
effects can have on imaged lines and spaces. In this case,
there is no BARC being used to reduce substrate reflectivity,
thus the standing wave effects are very apparent. What should
be 45 nm lines and spaces actually looks like ripples of
exposed photoresist. This is caused solely by constructive
interference which is the result of the substrate reflectivity.
Again, if the constructive interference is removed from the
system, then it is safe to say that the standing wave effects like
the ones seen in Figure I would also be removed from the
imaged features.
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Figure 1: SEM image captured on the AMRAY SEM
showing standing wave effects. This exposure was
performed on the 193 nm immersion microstepper with
only a single photoresist layer.
The BARC used for this project is an organic film that has
absorbing properties. Therefore, the optical extinction
coefficient (k) will have a profound effect on the lithography
system and cannot be ignored. The complex refractive index
can be represented by the following equation:
n*=fl+jk
where n is the real refractive index and n~ is the complex
refractive index. The value of k is related to absorbance and
wavelength in the following equation:
42r
where a represents the absorbance in units of pm’ and A
represents the wavelength of light that is being used for the
exposure. Absorbance of the light will show an exponential
decay in reflectivity as the thickness of the film, may it be
photoresist or BARC, increases.
In non-absorbing antireflective coatings, the refractive index
of the antireflective media can be represented by the following
equation:
~AR = ~~SUB ~PR
where the refractive index of the antireflective coating is the
square root of the product of the substrate and photoresist
refractive indexes. For a dual-layer antireflective coating, like
the one to be examined in this project, the following equation
can be extracted from Fresnel equations:
(1)
The dual-film stack with refractive indexes of ~ARl and ~
is representing the hi-layer BARC film. This is referred to as
the double-quarter, single-minimum coating, when the BARC
indexes are at their minimum, the reflectance will have its
broadest minimum equal to zero at a particular frequency. The
film denoted by nAR2 should have a higher refractive index
than that of the top layer, denoted by ~ARI• This is not relevant
to the project at hand since each layer of the hi-layer BARC
will have the same refractive index. Therefore, the dual-layer
film must have different thicknesses in order to reduce
transmission reflectivity to less than 1%. This was done within
the design simulations, while including the optical extinction
coefficient, and will be further discussed in the design section
of the paper.
The thickness for a BARC film can be characterized by the
quarter wave thickness (QWT), which is the thickness for a
BARC film of a given refractive index that will induce
destructive interference, hence diminishing the effects of






where thickness is represented by tAR and the refractive index
is represented by nAR. Again, this instance is only relevant to
the single-layer true antireflective coating. The standing
waves can be reduced even more by implementing the optical
extinction factor, which can be thought of as being relative to
absorbance. By examining the previous equations, it can be
(2) said that the added effects of absorbance will directly benefit
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Figure 2: Depiction of the single-layer BARC theory,
which uses phase shifting of the reflective light to promote
destructive interference along with absorbing properties to
reduce substrate reflectivity.
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For any multi-layer lithography system, the Fresnel
equations need to be used in order to calculate the reflection
seen at each interface between two films. In the single-layer
design, which is depicted by Figure 2, a phase shift of it, or
1800, is needed from the BARC to induce the destructive
interference which in turn reduces standing wave effects. The
Fresnel equations used for this particular single-layer BARC






These two reflection equations are the only equations of
interest, since the reflections of the photoresistlBARC
interface and the BARC substrate interface will actually be
used. The interface between the highly pure water ambient
and the photoresist is not of a concern because there is no
reflection from this interface that enters the photoresist film.
Note that there is only the refractive index of the films that are
a concern in this model.
In turn, Equations 3-7 are only valid calculation techniques
if the exposing light is at normal incidence, meaning a
incident angle. These equations are then only valid when
exploring small NA applications, as opposed to the hyper-NA
applications with which this project is concerned with. The
simulation software used for the simulation do use calculation
based off of standard thin film calculation techniques.
As previously stated, absorption is a factor that is very
prominent in organic BARCs and resists. The transmission
within a layer can be exponentially related to the absorption of
radiation (a) and the thickness of the single-layer BARC film
by the following equation:
p — —2aIBARC
i —e (8)
where T is the transmission, tBARC is the thickness of the
BARC, and a is the absorption in units of ~im1. Equation 8 is
closely related to Equation 2, which shows exactly how
absorption of radiation correlates to the optical extinction
coefficient. While keeping the absorption properties of the
BARC film, it can be deduced from Equation 8 that an
increase in BARC thickness will increase the exponential
decay of reflection within the lithography system.
By using all of the previously discussed information, bi
layer BARC configurations have a few more advantages over
single-layer BARC systems. In a dual-layer design, the lower
BARC film should have a relatively high optical extinction
coefficient, which will cause the lower BARC to absorb as
much incident radiation as possible before the radiation
reaches the highly reflective substrate. By having the upper
BARC refractive index matching up to the refractive index of
the photoresist, in theory, there is no reflection between the
two media, as shown in Equation 6 and Equation 7. By using
both of these concepts, it is possible to reduce reflection over a
wide range of incident angles upon exposure.
A. Materials
II. DESIGN
Since immersion lithography is being utilized for this
experiment, there are a couple more materials needed other
than the photoresist and the bi-layer BARC stack. Ultra-pure
1120 is used for the ambient on the immersion microstepper
and has a refractive index of 1.437 with an optical extinction
(7) coefficient that is insignificant compared to the rest of the
films used. Also, the top-coat helps protect the photoresist
from basic contamination from the surrounding environment,
which can also be detrimental to the photoresist.
The photoresist itself is a TOK 193 nm DUV Photoresist
that has an n value of 1.71 and a k value of 0.039. Next, the
upper BARC film used is from AZ Electronic Materials. This
BARC is actually a 248 urn BARC, but it contains the
necessary optical characteristics for this experiment. The n
and k values of the upper BARC are 1.7 and 0.11,
respectively. Notice that the refractive index of the photoresist
matches up almost exact with the upper BARC. As stated in
the introduction, this match of refractive indexes can
significantly reduce the reflection at the photoresistlUpper
BARC interface. The lower BARC is made by Brewer
Science and has ann value of 1.82 and a k value of 0.34. Both
characteristic values are much higher than the upper BARC.
Again, this is to ensure that the incident radiation that makes it
down to the substrate is reduced as much as possible to
prevent a high substrate reflectivity. This lower BARC is also
used as the BARC for the single-layer BARC design.
B. Simulation
As stated in the abstract, the simulations were performed
using ILSim 1.0 and the simulation software package provided
by JD Woolam Co., Inc. For both the single-layer and the bi
layer BARC designs, a photoresist thickness of 170 mn was
chosen. This is an extremely thick photoresist for this type of
processing, since the aspect ratio for each case may be 4:1 or
even 5:1. The simulations were then run many times to find
the optimal thickness for the single-layer BARC and the bi
layer BARC. After a few iterations, the best thicknesses for
the given materials were found.
For the single-layer BARC design, the optimal BARC
thickness was seen to be 39 urn at the 1 .O5NA. The substrate
reflectivity was seen to be much smaller than the desired 1%.
This same thickness was used for the lower BARC layer of the
bi-layer BARC design for simplicity. After many more
iterations of the simulation software, the optimal upper BARC
thickness was found to be 59 nm, which happened to be the
thinnest that this particular BARC from AZ Electronic
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Materials could be spin-coated. As seen in Figure 3, the bi
layer BARC design provides a wide range of incident exposure
angles with reflectivity less than 1% that cannot be obtained by
a single-layer BARC stack. The incident angles of interest are
from 38° to 50°, which can be directly related to the numerical
aperture setting in the following equation:
NA = ~PR S~fl 61~ (9)
where ~PR is the refractive index of the photoresist and 0, is the
incident angle of exposure. By examining Figure 3, it is safe
to say that the bi-layer BARC stack can reduce reflectivity to
less than 1% for an even wider range than it was designed.
Reflectivity Simulation
Figure 3: Simulation results of the bi-layer BARC and
single-layer BARC designs.
111. PROCESSING
The processing required for this project is not extensive by
any means, so a brief overview should be sufficient. As stated
earlier, a top-coat was used as protection from contaminants
that could jeopardize some of the optical properties needed
from the resist. The top-coat is also used for a development
technique that actually develops from the side. The top-coat
assists the imaged lines and spaces with support since the
aspect ratio of the resist would normally cause the imaged
lines to collapse. A case where a top-coat was not used at a
I .3NA exposure setting can be seen in Figure 4. By
developing from the side, it is feasible to be able to view
visible lines and spaces clearly on the AMRAY 1830 SEM.
The exposures were completed on the 193 nm ArF
immersion microstepper for the I .O5NA exposures and then on
the work bench for the I .3NA exposures. The mask used has
simple lines and spaces at a pitch of 600 urn, which is greatly
reduced from the high-NA exposures performed for this
experiment. Only parts of the wafers were used for each
exposure test. Afier exposure and the post exposure bake
(PEB), the wafers are split across the exposure area,
perpendicular to the imaged lines. The sample is then
developed from the side using 1:10 CD-26 developer for 30
seconds. The sample is then coated with gold to prevent
charging of the photoresist from the SEM that would damage
the sample. Erect imaged lines were captured on the AMRAY
1830 SEM and can be seen in the results section of this paper.
~.u i.v AMRAY
Figure 4: Collapsed lines caused by a very high aspect
ratio. This bi-layer sample was exposed with an NA of
1.3.
lv. RESULTS
As previously stated in the abstract, lines and spaces of a 90
nm pitch and a 70 mu pitch were imaged in the 170 nm TOK
photoresist using the optimized bi-layer BARC design. The
single-layer design did produce lines and spaces with a 90 urn
pitch at the 1.O5NA setting, but no lines were imaged at the
I .3NA setting. Lines and spaces at a 90 mu pitch are shown in
Figure 5 for the single-layer BARC and in Figure 6 for the bi
layer design.
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Figure 5: Lines and spaces of a 90 nm pitch with the single-
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Figure 6: Lines and spaces of a 90 nm pitch with the bi- REFERENCES
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Figure 7: Imaged lines and spaces at a pitch of 70 nm. The
sample was exposed at an NA setting of 1.3NA utilizing the
bi-layer BARC design.
V. CONCLUSION
A bi-layer BARC system was designed for use with the 193
nm immersion lithography system at RIT. The bi-layer BARC
design was simulated to find optimal thicknesses for each thin
film, and then replicated in the SMFL cleanroom. The bi-layer
BARC design was able to image lines and spaces of a 90 nm
pitch and a 70 nm pitch at an I .O5NA setting and a I .3NA
setting, respectively. Verification of the imaged lines and
spaces without any apparent standing wave effects was done
by capturing images on the AMRAY 1830 SEM.
In future work, other multi-layer BARC stacks should be
designed to widen the range of incident angles that the BARC
can ensure less than I % reflection off of the substrate with the
use of a full design of experiments (DOE). This can be done
with three or even more layers of BARC, or just by finding
different materials with optical characteristics that may be
suitable for this goal.
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Optical Modulation in Silicon and the ORPEL
Device
Robin A. Joyce, Student Member, IEEE
Absiraci Optical modulation is discussed and ORPEL, an
optical modulation device in silicon, is presented. A paradigm for
signal modulation is theorized and reflectance spectra are
presented showing a “resonance” condition. In addition, an
analysis of failures during device processing is given.
Index Terms—Optical Modulation, Photonics, ORPEL
I. INTRODUCTION
For many years silicon has been the material of choice for
electronic applications but its use in optical applications has
been hindered by significant challenges. Optical components
are currently in use but are primarily fabricated from 111 V
compounds and electro-optical materials such as lithium
niobate (LJNbO3). A silicon-based optical modulator presents
clear cost and integration advantages over these more exotic
materials and this is the primary research motivation behind
ORPEL, an optically resonant periodic electrode structure in
silicon. In recent years silicon-on-insulator (SO]) technology
has become a great enabler in the electronics industry and also
presents technological opportunities for optics in the formation
of a low-loss waveguide for radiation below the bandgap of
silicon. A reliable silicon-based optical modulator would find
widespread application in the telecommunications and IC
industries and enjoy all of the processing capabilities of
today’s silicon-based fabrication facilities.
II. THEORY
An optical modulator, a key component in photonic circuitry
and optical interconnect technologies, is any device that
modulates an optical signal. This modulation is analogous to a
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Fig. I. Proposed application of an optical modulator (left grey box) and
optical detector (right grey box) to transmit data optically
The ORPEL device uses diffractive optics to couple
radiation into a waveguide formed on an SOl wafer. Only
wavelengths that are specifically matched to the spacing of the
electrodes will be coupled and as such the device creates a
resonant dip in the reflection spectrum. Waveguide coupling
follows (I), where X is the incident wavelength, 0 is the angle
of incidence away from the normal, A is the electrode spacing




Once the wave is coupled it undergoes a phase change and is
coupled back out of the waveguide, destructively interfering
with the normal spectral reflection. While in the waveguide the
coupling of the radiation is described by the Bragg equation
(2), where a 6 of zero is needed to keep the wave internally




Previous research at RIT has shown that the ORPEL structure
shows high spectral reflectance across a wide range of
wavelengths, showing a sharp decrease in reflectance when
resonance is obtained [2]. The point of resonance can be tuned
to a given wavelength by fabricating devices with certain
electrode spacings. A very narrow resonance spike is desirable
for switching as only a small perturbation in refractive index
will be needed to give high contrast in reflection.
•~ ~
i
Fig. 2. Normalized spectral reflection versus wavelength for ORPEL devices
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of varying electrode spacing. A reduced spectral reflectance due to thin-film
interference (wide dip at left) alongside multiple resonance dips is shown.
Optical modulation can be achieved by modulating the
effective refractive index of the waveguide structure. Changing
the refractive index will change both coupling and resonance
and can be accomplished by injection of free carriers which
changes both the real portion of the index (n) and the
imaginary portion of the index (a). Free carrier generation by
optical pulsing is preferred to injection as it generates no
current and implies low power consumption. Modulation of
the resonance spike can create an optical switching
mechanism. The relationship given in (3) describes the electro
optical effect in silicon [3], where ANe and ANh represent the
changes in electron and hole concentration, respectively, while
other constants have their usual meaning.
e222 1 rAN AN,
An=— IxI—~-+
82r2c2&0n] L ~ me,,
To target these optically generated carriers to the center of the
waveguide structure, where the intensity of the coupled
radiation is the strongest, a p~IiIn4 vertical doping scheme was
incorporated into the waveguide. Carriers are generated by
laser pumping at an absorbable wavelength and the resulting
excess carriers are swept out of the waveguide by biasing the
p~ i n4 photodiode. After out-coupling the radiation must
destructively interfere with the otherwise present spectral
reflection from the distributed electrodes. For this reason the
intensity of the radiation in the waveguide must be maintained
and as such an effort was made to keep the heavily doped
regions as thin as possible to create a low-loss crystalline
silicon waveguide. An effort to minimize thermal budget
during processing was made to accomplish this goal.
III. PROCESS
As the starting substrate, silicon-on-insulator (SO]) wafers,
fabricated by the SmartcutTM process, were obtained. A
shallow P31 implant was done to obtain a blanket n~ layer of
2El9cm ~. The SO] was repeatedly thinned using dry and wet
oxidation steps to a thickness of ]000A. Almost all the
phosphorous dose was maintained during thinning due to the
segregation coefficient at the SiISiO2 interface. The substrates
were then outsourced to Fairchild Semiconductor for epitaxial
silicon growth of varying thicknesses. Upon return, a TEOS
isolation technology was used as an implant mask to minimize
the thermal processing. A shallow BF2 implant was done to
create a 2E 19cm p~ layer at the top of the waveguide, unique
to each device. Dopant activation was done by furnace and
was the only thermal processing to occur. The above processes
were modeled using ATLAS/SUPREM modeling software.
The silicon in the kerf region of the device was etched and
implanted with a high phosphorous dose to obtain a contact to
the n4 ground plane. Electrodes of varying sub-micrometer
pitch were created by a negative resist lithography step and
subsequent evaporation and lift-off of a chrome gold film
stack. The evaporation was done under the same vacuum in a
thermal evaporator.
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Fig. 3. Formation of p I n’ doping in waveguide. From top to bottom:
(3) Implantation of P~1, thinning of SOI, epi-growth and implantation of BF2.
The final device was tested at the University of Rochester’s
Institute of Optics.
[1 Si Substrate [1 Buried Oxide
Al & Au Electrode Stack Vertical p i n Doped Si Waveguide
Fig. 4. Cross-section of the completed ORPEL device
IV. RESULTS
A. Process
The n~ buried layer implant and subsequent thinning of the
SO] led to an ultimate surface that was not desirable for
epitaxial silicon growth. This is seen through the resulting
epitaxial film appearance and high-degree of non-uniformity as
measured by variable angle spectroscopic ellipsometry
(VASE). The surface of the epitaxial silicon was also very
pock-marked, indicating a polycrystalline layer.
Fig. 5. SEM micrograph showing periodic metallized electrodes on a pock
marked epitaxial silicon layer. This wafer did not yield testable devices.
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The resolution required to image the sub-micrometer pitch
electrodes pushed the limits of the Canon i-line exposure tool
chosen for this process. As such, the lines were difficult to
form and had a large degree of line edge roughness and non
uniformity. This is attributed to the non-planarity of the
epitaxial silicon film being imaged onto. Greater care must
be taken in future processing to develop a smooth, planar
epitaxial silicon film. Ultimate cause for the roughness must
be determined.
Fig. 6. SEM micrograph showing electrode with high degree of line-edge
roughness and non uniformity. Edge damage due to liftoff is seen.
B. Testing
Devices with pitch spacings of 0.695, 0.700, 0.725 and
0.730 ~im yielded resonance responses when tested, shown in
figures 7a 7d. Due to imperfections in processing, the
resonances of all four devices appear on or near a region of
thin film interference, analogous to the interference seen in
spectrometer measurements of thin films. In figure 7a the
resonance falls in the middle of this valley and, as there is no
background spectral reflection to destructively interfere with,
the out-coupled wave manifests itself as a spike.
In figure 7b 7d this region of thin film interference is
generally static as it depends on the film stack composing the
device and as such will only vary with device to device non
uniformity around the wafer. In figure 7b the resonance
appears to the right of the valley.
In figures 7c and 7d the resonance appears increasing further
to the left of the valley. While it would be desirable to have the
resonance peaks appear in an area of high spectral reflectance,
unconfounded with thin film interference effects, these figures
clearly show a dependence of resonance on electrode pitch.
Fig. 7c. Resonance for a device of pitch 0.725iim
Fig. 7d. Resonance for a device of pitch 0.730 rim.
Since these resonances are shallower and wider than those
shown in figure 2, modulation by carrier injection is still being
investigated and testing is currently underway at the Institute
of Optics.
V. CONCLUSION
ORPEL devices have been fabricated which exhibit pitch
dependent resonance effects. These resonance conditions are,
however, confounded with an area of thin-film interference
dependent on the film stack comprising the device. A
paradigm for modulation has been discussed but testing is still
underway with the most recent iteration of the device to see if




Fig. 7b. Resonance for a devicc of pitch 0.700 ~.im
Fig. 7a. Resonance for a device of pitch 0.695 RIm.
Joyce, Robin A. 23~ Annual Microelectronic Engineering Conference, May 2005
modulation is realizable. More accurate processing, including
minimizing losses in the waveguide structure due to doping,
will yield deeper and narrower resonance dips which will be
more conducive to modulation. In future processing it will be
important to fabricate a more uniform and planar epitaxial
silicon surface to serve as the substrate for electrode
formation. In addition, thin film thicknesses must be more
carefully controlled to target resonances away from areas of
thin film interference effects.
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Electromigration Testing at RIT:
Thermal Test Development
Lance W. Barron
Abstract An electromigration (EM) test mask was designed
to utilize both standard ASTM and Standard Wafer-level
Electromigration Accelerated Test Structures (SWEAT) four-
terminal EM test structures of varying line-widths. The mask was
used to pattern 4” test wafers consisting of 300 nm of sputtered
aluminum-1% silicon on a thermal Si02 layer. A custom thermal
setup was developed for a Micromanipulator 6000 manual probe
station. A new 4” brass chuck was machined to include cooling
channels, wafer vacuum, and a thermocouple monitoring system.
A resistive ring heater was bonded to the chuck and was
controlled via a process temperature controller. Extensive
electrical test of interconnect structures was necessary to generate
EM lifetime data for the alloy film. Multiple measurements on a
given type of test structure were used to generate acceptable
sample sizes for mean-time-fail (MTF) statistics. Test data for
both ASTM and SWEAT structures demonstrated a lognormal
distribution for cumulative failure with a decrease in mean fail
time for increased test temperatures. The activation energy for
Al-Si at RIT was approximately 0.5 eV for 2.7 urn lines of both
types of test structures. A test station and methodology are now in
place for future EM lifetime studies to be completed at RIT.
Index Terms— Electromigration, MTF, Thermal Probe
Stations, interconnect Failure
I. INTRODUCTION
Y ield and device reliability have been key parameters forthe success of device fabrication since the cre tion of the
semiconductor industry. Yield analysis is completed in the fab
through the use of metrology techniques to look for defects
and process errors prior to the packaging of the device.
Reliability is a much more difficult issue to quantify.
Reliability issues arise either during internal device testing at
or in the field. As a result, considerable work has gone into
predicting the lifetime of devices through the modeling of
known failure modes and through accelerated life testing. One
such failure mechanism is electromigration. Electromigration
is the movement of metal ions as a response to an electric field
during current flow in a metal interconnects line [1]. It results
in hillocking, line shorting, line failure, and diffusion barrier
breakdown among metal lines in semiconductor interconnects.
This work was completed in fulfillment of the capstone project for
Microelectronic Engineering at the Rochester Institute of Technology. It was
first presented at the 23rd Annual Microelectronic Engineering Conference on
May 10, 2005. LW Barron is currently with the Materials Science
Department at the Rochester Institute of Technology.
As the industry scales further along the ITRS
Semiconductor roadmap, increased metallization layers,
packing density, and elevated current density will make
electromigration an increasingly significant failure mechanism.
The primary project goal to develop the equipment and
methodology necessary to measure electromigration at RIT.
This included the test mask design, wafer fabrication, probe
station construction, and electrical test methodology. An
existing Micromanipulator 6000 4” manual probe station was
used as a platform to integrate a thermal chuck system with a
temperature range of 20 250°C. A g-line lithography mask
was generated containing a variety of ASTM and SWEAT test
structures with varying line widths. This was then used to
fabricate simple test wafers for mean-failure analysis and
activation energy extraction for both types of test structures.
II. ELECTROMIGRATION THEORY
Electromigration can simply be defined as the movement of
ion in response to the electric field generated by current in a
metal line. This phenomenon can be described via two
different mechanisms in metals or heavily doped
semiconductors as shown in Fig. 1. [2] Due to the positive
charge on the metal ion, it is attracted towards the negative
terminal of the electric field in the line, thus would move
towards the cathode. However, as electrons are pulled towards
the anode, they are scattered off imperfections in the lattices
and can impinge upon the metal ion. The momentum transfer
from this electron “wind” would force the ion towards the
anode. Since the electron momentum transfer dominates over
the direct force on the ion, there tends to be a buildup of ions
at the anode and voiding near the cathode of the metal line.





Figure I Electromigration diagram.
z
While there has never been a complete model explaining the
electromigration phenomena, there is a semi-empirical
equation for the mean time-to-fail (MTF) that was first
described by Black, taking a form similar to an Arrhenius
relationship [3]:
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(1) MTF=AJ t1e~T
A is a material and geometry dependant constant, J is the
current density, n is the current exponent factor, and Ea is the
activation energy. The activation energy for Al-l% Si, a
common alloy in the semiconductor industry, typically ranges
between 0.4 and 0.7 eV. Note that there is an exponential
current dependence that cannot be explained by an Arrhenius
relationship and is still a source of significant debate as it can
range between I and 14.
To extract the activation energy for a given material, a
series of MTF data points are taken for a fixed current density
at several different temperatures. The log of mean fail time is
plotted against one over the product of Planck’s constant
multiplied by the real line temperature. Note that any Joule
heating of the metal lines must be accounted for in this
calculation. This should produce a linear data trend, the slope
of which is the activation energy of the metal line.
III. EXPERIMENTAL PLAN
Discussion of the experimental plan is separated into three
sections; the design of the thermal chuck, the design of the test
mask, and the fabrication process for the test wafers.
A. Thermal Chuck Design
Rh currently has a variety of probe setups with varying
levels of automation. For the high current, time based
measurements required for EM testing, it was determined that
a manual probe station best suited the project needs. RIT
possessed a Micromanipulator 6000 station with a 4” chuck,
good xy stage control, good optics, and good illumination.
Unfortunately the existing chuck used a polycarbonate backing
material, thus was not suitable for temperature based testing. It
was decided that a new chuck would be fabricate to alleviate
this concern.
The new chuck was to be machined to the same height and
wafer dimensions of the existing thermal chuck, but with all-
brass construction. It was decided to form the chuck out of
three pieces, ‘two 4” brass rounds and a hollow piece of tubular
brass to be used to set the chuck height and allow interface
with the probe station’s xy stage. The top plate was machined
to have top-surface vacuum grooves to hold the wafer under
test. A second groove was milled in the top plate to allow for
the insertion of a thermocouple directly below the wafer for
temperature monitoring. The bottom plate was milled to
contain water channels and the necessary fittings to attach the
chuck to a chiller system. The chiller system could be water,
air, or glycol, each allowing for a different operating
temperature range. The three pieces were then brazed together






Figure 2: Thermal Chuck Design
A resistive ring heater specifically chosen in materials and
power density was bonded to the underside of the brass chuck.
The bonding agent was silica based, thermally conductive,
electrically insulating, cement manufactured by Omega.
Special thanks Pat Warner for his assistance in metal
fabrication throughout this project.
To control the heating of the chuck, a process controller was
purchased from Omega. It contained two I 2OVac 5A relays to
power the 300W heater, and was interfaced to a thermocouple
directly mounted on the chuck surface. The user simply enters
a desired temperature and the process controller will bring the
chuck to the set point in 15 to 30 minutes. TCR measurements
of metal lines demonstrated excellent linearity in resistance as
a function of temperature, indication stable temperature
control.
B. Eleciromigrarion Testmask Design
The goal of the mask design was to provide a series of test
structures for both ASTM and SWEAT structures. ASTM
structures as described by ASTM F1259 are simply 800 um
long metal lines. One is sketched in Fig. 3.
It is a four terminal structure which forces current along a







Figure 3: ASTM Schematic [4]
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is charted as a function of time. When voltage across the line
drops to zero, the current flowing in the line has caused a line
failure. ASTM test structures are generally tested at current
densities of 1 MA/cm2, and line failures take a number of hours
or days. They were primarily designed for package level
electrical test.
SWEAT structures are design for wafer level testing. They
utilize much higher current densities, I 5-2OMA/cm2, causing
fail times that are minutes long, not hours.
SWEAT
Figure 4: SWEAT Schematic 131
V.~ 1+
The SWEAT structure alternates narrow and large line
segments to cause current crowding and quick failure times. It
is a four terminal structure that is tested in the same manner as
an ASTM feature.
The test mask contains three main segments. Each segment
contains a row-column array with each column containing a
different line width. Each colunm contains 30 test lines, thus
there are 270 test lines of each type per wafer with 9 die. The
die size is 20 x 20 mm, and the mask was fabricated using a
MEBES writing system in-house. The first segment contains
ASTM structures with line widths from 2 urn to 20 urn. The
second and third segments contain different types of SWEAT
structures, one with tapered wide line segments as in Fig. 4,
and one with rectangular line segments. The SWEAT
structures range from 2 um to 10 urn in width for the narrow
portions of the lines. All lines on the mask are 800 urn long.
Also included on the mask are 5 terminal Van der Pauw
structures for resistivity and line length measurement. No
alignment structures were included for multiple level
structures.
C. Test Wafer Process
was as follows:
I. Scribe wafers
2. RCA wafer clean
3. 500 nm wet thermal oxide in Bruce furnace
4. Measure oxide thickness
5. Sputter 300 nm of Al-Si via DC magnetron
CVC6OI
6. Measure thickness and resistivity of aluminum
deposition
Coat Shipley 812 resist on wafers
Pattern via GCA g-line stepper
Develop in CD-26
Wet etch aluminum pattern
Strip off resist in 02 plasma asher
Sinter wafers in forming gas at 450°C for 30 mm.
Wafers were left at each critical process step to
accommodate unforeseen processing problems.
IV. FABRICATION RESULTS
A. Finished Thermal Chuck
All machining, brazing, and assembly was done locally in
Rochester at RIT or local shops. Total cost of the entire
thermal test setup was ca. $550 dollars, $400 of which was for
the temperature controller. In comparison, a commercial chuck
system for this application costs ca. $20,000.
The test wafers were designed for quick fabrication, reliable
feature sizes, and large numbers of test sites per wafer. The
design called for single-level metal lines fabricated on an
insulated substrate, Si02 in this case. The insulating substrate
allows for better estimation of the Joule heating in each metal
line. As the smallest line segments were 2 urn in width, g-line
lithography was deemed sufficient for patterning. Additionally,
wet etching was employed for the aluminum in response to










Figure 5: Top Surface of Finished Chuck
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Figure 6: Profile View of Fimshed Thermal Chuck
Figs. 5 and 6 are views of the completed thermal chuck. The
top surface contains the vacuum channels and the mounted
thermocouple. Also pictures are the fittings for the connection
of the chuck to a chiller assembly. The side view details both
the brazing and the bonded resistive heater. Fig. 7 shows the
finished chuck installed in the Micromanipulator probe station.
.I~. -~ .1’ ~
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Figure 7: Completed Probe station
The completed test station allows the same xy stage control
as the pre-existing chuck. The temperature and vacuum control
takes up a minimum of space, and the new chuck can
completely replace the brass/polycarbonate chuck assembly.
B. Test Wafers
Fabrication commenced with 12 4” wafers. The wafers were
p-type epitaxial wafers of unknown quality, as the electrical
characteristics of the wafers were not important for EM test
wafers. Two wafers were brought to completion, one being
shown in Fig. 8 below.
Figure 8: Completed Test Wafer
The final oxide thickness was 500 rim measured optically,
and the average aluminum film thickness was 300.7 nm across
the wafer surface. The measured resistivity post-sinter was
3.21 f2-cm, and the measured temperature coefficient of
resistivity (TCR) was 0.00344 Q/K.
A. Test Methodology
V. ELECTRICAL TEST
It was determined to test at least 10 individual lines for each
MTF data point. 20 lines were tested for ASTM structures, and
10 were tested for SWEAT structures. To generate reasonable
failure times at achievable absolute current levels, it was
chosen to test 2.7 urn line widths for both SWEAT and ASTM
structures. It was experimentally determined for the ASTM
structures that a current of 135 mA cause MTF time on the
order of 5-10 minutes for room temperature testing. As a
result, all testing was completed at this current level,
corresponding to a current density of 17 MA/cm2. This was
well within the wafer level current density range for EM
testing. MTF statistics were generated for both ASTM and
SWEAT structures at temperatures of 22°C, 75°C, and 150°C
for activation energy determination.
B. Electrical Test Setup
To conserve time, it was determined to test the ASTM and
SWEAT structures using only 2 terminals. The test
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Fig 9: Electrical Test Block Diagram
A voltage source was used to drive a series circuit
containing the wafer-level test line and an off-chip 15 Q
resistor. Note that a current limited power supply was desired
for testing, but not available at the time. As a result, resistance
changes in the test line under current load result in a lower
actual current density over the course of the test. A 34401a
Agilent multimeter was used to measure the voltage across the
reference resistor. This multimeter was interfaced with a PC to
sample the voltage level each second. When the voltage across
the resistor drops to zero, that time is taken as the fail time. 10
successive measurements constituted one MTF data point.
Some other electromigration studies have examined the
resistance ratio of the test line, but this requires a 4-terminal
configuration. As a result, MTF was the only response variable
for this study.
C. Joule Healing
The high current densities present in the narrow metal lines
causes significant Joule, or resistive heating to occur [5]. Thus
changing current densities invariably change the actual
temperature of the metal line, rendering a full factorial design
un-attainable without a highly controlled environmental
chamber. Joule heating in metal lines on an insulating substrate
can be accounted for by [5]:
— j2 p0 ~i + /JTsubstraIe)
(2) line — subshale + 2
(Kie~/tit)_J P0!3
Where T1~~ is the actual temperature in the line, Tsubs~alc ~5
the substrate temperature, Pt the resistivity of the material, f~
the temperature coefficient of resistivity, J the current density,
t, the insulator thickness, tm the metal line thickness, and K,~ff
the effective thermal conductivity given by [6]:
(3) K~1, =K1(1+O.88-~~—)
Where K, is the bulk thermal conductivity and W is the
width of the metal line. The effect of Joule heating is
demonstrated in Fig. 10.
Fig. 10 shows that while the ambient temperature for the
first test series is room temperature, the actual line temperature
was over 500K. The three curves represent room temperature,
75°C, and 150°C respectively. Note that all substrate
temperatures generated line temperatures below the melting
temperature of the aluminum at the experimental current
density.
D. Mean-Time-to-Fail Results
The ASTM results shown in Fig. II clearly demonstrate the
lognormal nature of electromigration. This is evident from the
roughly linear trends in the MTF data when plotted on a
lognormal cumulative probability plot.
All three temperatures follow the lognormal trend. As was
expected, increased line temperatures generated drastically
shorter MTF. Unfortunately the 75°C and 150°C tests
partially overlap. This was most likely caused by observed
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Figure 10: Joule Heating Simulation
Figure 11: ASTM MTF Data
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was most significant at elevated temperatures, thus the highest
temperature test potentially was stressed by a measurably
lower current density. This problem could have been alleviated
by obtaining a current limited power supply.
The SWEAT data shown in Fig. 12 also exhibits a
lognormal distribution, but without the current density
problems associated with the ASTM structures at high
temperatures under this accelerated current loading. There is
clear delineation between the three different temperature set
points. This suggested that the SWEAT structure indeed is a
more reliable for fast, wafer-level testing.
The data contained in Figs. II and 12 were used to extract
the activation energy for electromigration per Black’s
equation. The results are plotted in Fig. 13.
Constant Current Testing
Lx Wx T: 800 urn x 2.7 urn x 300 nm
Figure 13: Activation Energy Plot
• ASTM
• SWEAT
21 23 — Linear (ASTM)
Linear (SWEAT)
Both ASTM and SWEAT structures yield an activation
energy of approximately 0.5 eV. This is within the previously
measured range for Al-Si cited in literature. It is important to
note that the well delineated MTF data points obtained for
SWEAT structures at the three different temperatures
generated a more reliable trend line than the ASTM data.
VI. FAILURE ANALYSIS
Figs. 14 and 15 are microscope images of fabricated test
lines. In each image, the line on the left was tested, and the line






Figure 14. ASTM Optical Inspection
The tested line clearly looks blackened in comparison to the
untested line. The discoloration was consistent across the
entire line length. The discoloration is a clear indicator of
potential voiding in the line.
Again, the tested line is significantly discolored. Note that
the discoloration only occurs in the narrow line segments,
indicating that the failure mechanism is dependant on current
density.
Failure Probability for SWEAT Test Structures






















Figure 15: SWEAT Optical Inspection
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Figure 16: SEM of Untested Line
The SEM image in Fig. 16 shows an untested line. The
edge profile is smooth and the surface is relatively untextured.
The small particles in the image are simply residue from the
wet aluminum etch process. Fig. 17 shows below showns an
adjacent line that experienced the accelerated current load.
SWEAT structures were shown to follow lognormal failure
behavior with activation energies of approximately 0.5 eV.
The completed work provides the basis for future
electromigration work at RIT.
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Figure 17: SEM of Tested Line
The SEM image clearly shows voiding as the dominant
failure mechanism. It appears that as the viod grew, the
surrounding line segment was energetically removed. The inset
to Fig. 17 highlights an additional void that has partially
severed the line. Note that the line edge is no longer smooth,
showing nodules that suggest significant movement of metal
atoms in the metal line. This was consistent for both ASTM
and SWEAT structures.
VII. CONCLUSIONS
A basic methodology for electromigration testing has been
developed at RIT. A thermal chuck system was designed,
fabricated, and integrated into an existing test station. The
thermal chuck was shown to control heat levels at the wafer
reliably up to 150°C with potential to operate at temperatures
exceeding 250°C. A custom electromigration test mask was
designed with a variety of different test features. Wafers were
then fabricated to allow for the examination of the failure
performance of sputter-deposited Al-Si. Both ASTM and
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Characterization of Low Temperature Gate
Dielectrics for Thin Film Transistors
G. Robert Mulfinger
Abstract The goal of this investigation was to ascertain
a viable low temperature gate dielectric for an emerging
TFT fabrication process at RIT. Various candidates were
investigated to find the best solution for a low temperature
gate dielectric. Materials studied include low temperature
oxide (LTO) using low pressure chemical vapor deposition
(LPCVD), plasma enhanced chemical vapor deposition
(PECVD) silicon nitride, and PECVD Tetra Ethyl Ortho
Silicate (TEOS). Capacitors were fabricated with these
materials, as well as a standard thermal oxide as a control.
Wafers were examined both with and without anneals at
600°C in order to study bulk oxide and interface charge
levels. Surface Charge Analysis (SCA) and C-V curves
were generated in order to analyze and compare charge
levels of the various treatment combinations.
index Terms—C-V Analysis, Low-temperature dielectric,
interface charge.
I. INTRODUCTION
THE advancement of thin-film transistor (TFT)technologies is important for consumer pplications such
as LCDs (liquid crystal displays). With new
improvements in thin-film semiconductor materials, products
will realize considerable improvements in device performance.
However, the substrate material that TFTs are built on imposes
significant challenges in processing techniques and device
performance. Unlike traditional crystalline Si substrates,
substrates for TFT applications have strict thermal limitations.
Specifically, low temperature restrictions make it difficult to
deposit a high quality gate dielectric. In comparison to a
thermally grown oxide, gate dielectrics deposited at lower
temperatures exhibit decreased uniformity and increased
charge levels. High charge levels shift the threshold voltages
of devices greatly altering their functionality and performance.
Thus, it is important to minimize charge levels and obtain
repeatable C-V curves before fabricating transistors.
This work was completed in fulfillment of the capstone project for
M ~croelectronic Engineering at the Rochester institute of Technology. It was
first presented at the 23rd Annual Microelectronic Engineering Conference on
May 10,2005.
G.R. Mulfinger is currently with the Microelectronic Engineering
Department at the Rochester Institute of Technology.
II. THEORY
C-V analysis involves studying the relationships between
capacitance and voltage. It is important to study these
relationships since they are directly related to the functionality
of the MOS transistor. In a MOS transistor, the gate (either
poly silicon or metal) acts as a dielectric between an applied
gate voltage and the region between the source and drain. This
actually acts as a capacitor. The C-V curve of a MOS
capacitor is directly dependant on the applied bias. Depending
on the bias, the device can either be in accumulation mode,
depletion mode, or inversion mode. These characteristics from
the C-V curves directly relate to the threshold voltage in a
MOS transistor. The C-V curve provides valuable information
because threshold voltage is one of the key components in the
functionality of a MOS transistor.
Figure 1 shows the ideal C-V curve for a MOS capacitor on P
type silicon. The three regions of operation, accumulation,
depletion and inversion can be clearly differentiated.
0 Vdtage
I I
Accumulation > Depletion > ~( Inversion >
Figure 1: Ideal C-V curve for MOS capacitor on p-type
silicon:
In accumulation a negative bias is applied to the metal. This
negative bias repels electrons to the oxide metal interface
resulting in a negative charge in this region. Since the oxide
acts as an insulator or dielectric, ideally no charge moves
within it. As a result, holes accumulate at the surface of the
semiconductor at the silicon/oxide interface.
Capacitance
Cox
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In the depletion portion of the C-v characteristic, a positive
bias is applied to the gate (metal). Since the oxide acts as a
dielectric, inversion results in a negative charge that will
accumulate at the surface of the silicon at the silicon/oxide
interface. Even though the substrate is p-type, there are still
excess electrons available to accumulate at the surface. While
increasing the positive bias on the gate, more electrons are
attracted to the surface of the silicon at the silicon/oxide
interface. Inversion occurs when the minority carrier
concentration exceeds that of the majority carrier
concentration (for p-type silicon, electrons are minority
carriers and holes are majority carriers.)
For n-type MOS capacitors, the physics remain the same
except the gate biases and charge biases are reversed. The




Figure 2: Ideal c-v curve for MOS capacitor on N-type
silicon:
Since oxides deposited at low temperatures generally have
more positive charge, the C-V curve is usually shifted to the
left and the threshold voltage is decreased. This can be seen in
the following equation:
qNss (1)
Vt Vt ideal + ~6ms — ____
‘— ox’
In the expression, the quantity Nss is a lumped sum of oxide
trap charge, fixed charge, mobile charge and interface trap
charge. This value is the main response in the investigation
used to compare the different oxide charge levels.
Two ways to obtain this charge value include using the
SemiTest SCA (surface charge analyzer) or the Agilent 4182
c-v analysis tool. The SCA uses light pulses and induced
charge to generate fluctuations in AC surface potential and a
modulated depletion width at the silicon/oxide interface.
When these values are measured, values such as oxide charge,
surface concentration and density of interface traps can be
determined. The c-v analysis tool plots capacitance as a
function of voltage. It can then determine vi, Vfb and
calculate charge levels and surface concentration using the
following equations at flat band:
HI. EXPERIMENT RESULTS
The experiment began with the comparison of some of the
possible low temperature gate dielectrics that can be deposited
in the SMFL at RIT. These included PECVD oxide, PECVD
nitride, LTO and a standard thermal oxide as a reference. An
overlay of these C-v curves can be seen in figure 3 below.
Figure 3: Preliminary c-v curves of various materials
As seen in the above plot, the thermal oxide shifted the least,
meaning it has the least amount of positive net charge. The
nitride, LTO and PECVD oxide follow in order of their
amount of positive charge from least to greatest. It can also be
noted that the oxide capacitance of the nitride is much higher
than the other materials. This occurred because the thickness
of the nitride was smaller and the relative permittivity of the
nitride was larger than that of the other materials. (All
capacitors tested were made with Al, had an area of 0.015cm2
and were not annealed or sintered. Other than the deposition
of the dielectric, all wafers were processed together under the
same conditions for consistency.) A quantitative comparison
can be seen below in table 1.
V/b = øn,s —
cox,
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Thermal 502 469 -0.61 0.29 3.96E+10
LTO 550 711 -4.3 -3.5 l.47E+12
TEOS 477 647 -7.31 -6.54 3.03E+12
Nitride 315 1770 -2.96 -2.45 l.63E+12
In analyzing this data, it can be noted that the charge levels in
the thermal oxide are approximately two orders of magnitude
lower than the low temperature oxides. The LTO, TEOS and
nitride were all in the same order of magnitude and resulted in
fairly close values. After the initial comparison, DOE’s were
done in order to look more closely at nitride and TEOS. A
short screening experiment was first set up to investigate the
different existing programs for nitride deposition in the
Applied Materials P5000 PECVD tool. Table 2 shows the
nitride screening experiment that was done.
recipe Anneal dep time(s) Tox (A) Cox(pF) Vfb(V) Vt(V) Nss(Icm”2)
Si3N4 Yes 4 320 591 -1.18 -0.776 1.19E+11
Si3N4 No 4 315 1770 -2.96 -2.45 1.63E’-12
LowN Yes 7.5 306 1020 -0.383 0.00505 1.33E÷11
LowN No 7.5 314 2030 -1.46 -1.01 6.19E+11
LowH Yes 14 411 1160 -5.32 -4.76 220E+12
Low H No 14 396 2050 -4.87 -4.27 3 49E+12
The Si3N4 recipe is a standard stoichiometric recipe for silicon
nitride. The Low-N recipe is a silicon rich nitride which is
generally used for low stress applications. (Since gate oxides
are very thin, stress is not a concern typically taken into
consideration.) Finally, the Low-H recipe is a nitrogen rich
nitride. Historically TFT’s have used nitrogen rich nitrides
because of their electrical characteristics including lower
leakage current and conductance values. These nitrides were
used as gate dielectrics both with and without a 600°C anneal
inH2/N2.
From the C-V data obtained, it was determined that the
stoichiometric silicon nitride recipe actually resulted in the
lowest charge levels. The anneals appeared to decrease the
charge level by approximately one order of magnitude for each
recipe. Despite having nearly twice the charge as the other
recipes, the nitrogen rich recipe appeared to have the best
electrical characteristics according to its index of refraction.
Literature states that optimum electrical characteristics occur
when the index of refraction of the nitride is between 1.85 and
2.0. The Rudolph ellipsometer was used to measure an index
of refraction of 1.99 on the two nitrogen rich nitride wafers.
The others wafers ranged from 2.25 to 2.5. Further
investigation would be needed to better characterize the films
and decrease charge. This investigation was not taken up due
to non-uniformity problems and other laboratory concerns.
Rather than furthering the initial investigation, a more
thorough investigation in the PECVD oxide was conducted.
The initial investigation of the PECVD oxide was completed
by looking at the standard program (A6-Karl NLS). This
consisted of three main steps:
‘~StèW~i stabiltze
~.... ....l~F power~
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These three process steps were done in different orders and
with different gas flows to determine if the resulting films
would have varying charge levels. The experimental design
can be seen in the following table:
Wafer
I 30s stab. with TEOS and 02 flowin , de , lift
2 Os stab. de., lift
3 30s stab. In 02 onl , de., lift
4 stab. In 02, 30s stab. In TEOS and 02, de , lift
5 30s stab. In TEOS and 02, lift, de , lift
6 Lift, 30s stab. In 02, de., lift
(7) Lift recipe, stab in 02, stab. In TEOS and 02,
de’,lift
[(~)30s stab. with TEOS and 02 flowing, dep, lift
Table 3: PECVD oxide screening experimental setup
Capacitors were then made with each treatment combination
and C-V characteristics were analyzed to compare charge
levels. Results can be found in table 4.
Tox
Wafer (A) Cox(pF) Vfb(V) Vt(V) Nss(Icm”2)
1 477 577 -9.73 -9.02 3.03E+12
(A)
Table I: C-V measured values of initial data
Table 2: Nitride Recipe Comparison
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The data obtained shows that the sinter was the most
significant factor in reducing positive charge from the
dielectric. The anneal also decreased charge levels from the
baseline data (wafers neither annealed or sintered). C-V
curves collected on the wafers that were both annealed and
sintered can be seen below in figure 6.
From the C-V data, wafer 5 showed the least amount of
charge. This treatment combination used a fixed 30 second
stabilization in TEOS and 02, followed by the lift recipe, the
deposition, and then the lift recipe. This resulted in a
significant decrease in charge compared to the standard,
unaltered, TEOS recipe. This difference is best observed by
looking at an overlay of the IwO C-V curves in figure 4.
-20 -10 0 10 20
Voltage (V)










After completing the screening experiment and altering the
standard PECVD oxide (TEOS) recipe, a subsequent DOE
was conducted to further investigate charge reduction by
means of a 600°C anneal in H21N2 and 450°C sinter in H21N2.
PECVD oxide with the altered recipe was made into capacitors
with no anneal and no sinter, anneal only, sinter only and
anneal with sinter with replication. The following figure







TEOS CV Curves cI A1-A3
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A brief analysis of figure 6 suggests that the three wafers in the
sinter anneal treatment combination are n-type since all curves
were swept the same way.. Wafers were taken into the lab and
placed on a hot probe to verify that they were n-type. The
quick test showed that the three wafers were n-type and the
other wafers were p-type. (All wafers were taken out of a
sealed box of p-type wafers. Serial numbers of each wafer
were written down and each wafer was scribed directly out of
the box to ensure they weren’t confused with any other wafers
throughout the process.) The mix up confounded the
experiment due to the fact that the entire treatment
combination was done on a different type of wafer. However
the data still shows that with the sinter and anneal, C-v data is
highly repeatable and shows a promising future for PMOS on
low temperature PECVD oxide. Quantitative comparisons of
the data can be seen in table 5.
Toe Toe
Wafer (optical) (electrical) Cox(pF) Vfb(V) Vt(V) Nss(lcm~2)
(A) (A)
Al: Anneal and Slitter 357 329 1580 -0.365 -0.538 .4.84E+l0
A2: Anneal and Slnter 341 333 1660 -0.216 -0.744 -3.55€+lQ
A3: Anneal and Slnte, 357 345 1500 -0.248 -0.776 -1.596+10
~ôn* - 831
~A~e&di~1y ~. 684 - ‘..767 ‘~. 4.Thi~oE~ti~
SIit~nly’ ~ ~382 490’ 1060 .0.801 -00911 1 5~59E409
Al ~lnter Onl .~360~ie ~64~ 1120 ~0 869 -0169 Z696+10
~
‘~ ~4o
The first two columns show a comparison of optical thickness
measurements and electrically measured thickness. The
optically measured thickness was measured with the







Table 4: TEOS C-V data with alterations to the std. Recipe
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Figure 6: C-V curves of sintered/annealed wafers
1808-Ct —A4 Anneal Only
i eoE.oe
1 40E-O8 — A5 Anneal Only
1 20E-09
1 000-09 A6 Sinter Only
8 000.10
6 aCE-to A7 Sinter Only
4 tOE-iC
200E-lO —A8 No Anneal or
0000+00 Sirtler
—A9 No Anneal or
SinterVoltage (V)
Table 5: TEOS data
Mulfinger, G.R. 23”~ Annual Microelectronic Engineering Conference, May 2005 51
The area was entered in to the tool for each measurement, and
the permittivity was assumed to be equal to a thermally grown
oxide (3.9). Most of the values were in close range, showing
that the permittivity was comparable to that of a thermally
grown oxide. In certain instances the electrically calculated
oxide thickness was much further off. This was most likely
due to leakage current in the Cox measurement. in these
instances, the Cox value appeared lower than it should have
been. Also, when the measurements were taken, the
conductance appeared to by higher suggesting that there was
some leakage current through the oxide.
As previously noted, the sinter had the most significant impact
on charge reduction in the oxide. In the IC fabrication process
sintering is known to reduce interface trap charge. This
suggests that the majority of the charge in the PECVD oxide is
most likely due to interface traps caused by dangling bonds at
the silicon/oxide interface. The remaining charges could be
characterized as mobile or fixed and could be quantified using
a temperature bias stress test in future work.
A comparison of SCA and C-V data was attempted in some of
the treatment combinations. Unfortunately the SCA tool failed
to measure most of the wafers in the experiment. Once the
charge level reached a certain point in the oxide, the SCA
could not induce enough charge to obtain accurate
measurements. For this reason only data on annealed wafers
could be obtained.
wafer Nsc_inv Qoxinv Dito_inv
Al: Anneal pre-sinter 6.20E+13 3.66E+11 3.98E+l1
A3: Anneal pre-sinter 2.93E+13 l.50E+10 l.76E+12
A4: Anneal Only 6.20E+13 1.99E+1l 2.76E+11
A5: Anneal Only 7.41E+13 l.92E+1l 2.77E+1l
Table 6: SCA data for annealed wafers
Capacitors were fabricated using PECVD nitride, PECVD
oxide, LPCVD LTO and thermal oxide dielectrics for charge
comparison. The experimental design showed an improved
TEOS deposition recipe for lower charge levels. Post-
deposition annealing and sintering resulted in reduced charge
levels and lower leakage. Sintering showed the highest
significance in reducing interface charge. Further analysis is
required for LTO and nitride films.
The author would like to thank Dr. Sean Rommel, Dr. Karl
Hirschman, Dr. Santosh Kurinec and Dr. Raisanen for their
support and guidance throughout the work. Additional thanks
go to Rob Saxer, Rob Manley, Dan Jaeger, Reinaldo Vega,
Eric Woodard, Pat Warner, Phu Do and the entire SMFL staff
for all of their contributions.
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CV data
wafer Nsc (icm”2) Nss
Al: Anneal and Sinter 7.40E+13 -3.79E+lO
A3: Anneal and Sinter l.53E+14 -1.09E+lO
A4: Anneal Only 4.04E+14 4.56E+ll
A5: Anneal Only 4.69E+14 4.75E+ll
Table 7: C-V data
Some of the comparisons between tables 6 and 7 are
reasonably close. Surface concentration of Al and charge
levels of the 4 wafers are on the same order of magnitude. The
Density of interface traps is also very high on the SCA data.
This is in agreement with the assumption that the majority of
the oxide charge was from interface trap charges. Of the two
Spectramap. The electrically measured thickness was




measurement techniques, the most accurate was the C-V
analysis. The C-V data is not only considered to be a more
direct measurement, but results in more meaningful data
because it is obtained after the fabrication process. The SCA
data is obtained before metal deposition and sinter.
Subsequent process steps could alter the behavior of the film
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Low Temperature Dopant Activation
Eric Woodard
Abstract A major area of research for integrated electronic
systems is the development of systems on glass or plastic to
optimize the performance/cost tradeoff. These new substrate
materials impose significant constraints on electronic device
fabrication, including limitations on chemical and thermal
processes. Processes that do not use high temperatures have the
increased flexibility needed to be used on new substrate materials.
Amorphous silicon thin-film transistors (TFTs) have been
fabricated at temperatures below 300°C, where in-situ doped
layers are deposited to form the electrode regions. Unfortunately,
the electrical activation and carrier mobility in these devices is
exceedingly low. The conventional method of adding impurities is
ion implantation. Interstitial impurities cannot contribute to
conductivity, therefore electrical activation is critical for device
operation. ‘When a substrate is implanted with ions, the ions will
break up the ordered crystal lattice and induce damage in the
substrate. Annealing is a thermal process that serves two
purposes, to recrystallize the substrate, and electrically activate
dopant ions. While dopant activation at T < 300°C is not possible,
anneals done at temperatures below 650°C can be quite effective.
The goal of this project is to investigate methods of activating
dopants without using the high temperature processes of
conventional CMOS. A designed experiment is setup to
investigate annealing behavior at low temperatures (T S 650°C).
Temperatures centered on 600°C are the focus of this design.
Additional factors are investigated including annealing time, ion
species, annealing technique (furnace or rapid thermal
processing), and the use of pre-amorphization implants.
Index Terms—Ions, dopant, low temperature
I. INTRODUCTION
Low temperature processing is important to integratedcircuit fab ication f r a variety of reasons. It provid s
process flexibility, as thermal processing can interfere with
films or structures that compose the device to be fabricated.
Several emerging technologies require a reduced thermal
budget, including thin film transistors (TFT) and many other
products. TFTs are devices built on a transparent substrate,
such as glass, for use in display applications. While glass is
excellent for optical applications, it has an adherent flaw, the
melting temperature is significantly lower than the
temperatures routinely used in transistor fabrication. Due to
this thermal constraint, new methods are being investigated in
This work was completed in fulfillment of the capstone project for
Microelectronic Engineering at the Rochester Institute of Technology. It was
first presented at the 23rd Annual Microelectronic Engineering Conference on
May 10, 2005..
E. Woodard is with the Department of Microelectronic Engineering at
Rochester Institute of Technology.
order to realize transistors without high temperature
processing.
II. THEORY
A. Problems with high temperatures
Many of the current process techniques used to fabricate
today’s complex integrated circuits (lCs) utilize high
temperature thermal steps to achieve top grade transistors. For
the purposes of this paper, high temperature is defined to be
above 900°C, while low temperature is 600°C. The major
processes that use high temperatures for transistor fabrication
are dopant activation annealing and thermal gate oxide growth.
Both of these steps are critical to the successful fabrication of
CMOS devices. This paper examines the process of dopant
activation annealing in detail.
B. Jon Implantation
A transistor is a three terminal device. The source, the
drain, and the gate all affect the electrical characteristics of the
device. In order to form the source and drain regions, ions
must be added to selectively change the conductive properties
in those regions. The primary method of introducing
impurities into silicon is ion implantation. Implanting ions
works by creating high-energy plasma from gas containing the
ion desired for implantation, creating a collimated beam of
extracted radicals from the plasma, and accelerating the ions
through high voltages into the target. Typically, energies for
such a process range from 20-200 KeV, depending on the ion
species and type of implant desired. By tailoring the energies,
ions can be implanted to a variety of depths and ranges, giving
concentrated or deep profiles, depending on the desired
application.
C. Dopant Activation
Acceptor or donor ions are implanted into the silicon for the
purpose of changing its conductance. Only free electrons or
holes contribute to conduction, and intrinsic (without any
impurities) silicon is an insulator. It is only when impurities
are added to the silicon does it conduct. Acceptor ions are
those that accept free electrons and add a positive charge
carrier, a hole, to the system. Donor ions are those that give
up electrons. When the electron is given up, it can move
freely above, also contributing to the overall conduction.
however, for either acceptors or donors to contribute a hole or
an electron, they must first replace silicon in the crystal lattice.
This process is known as substitional doping, or activation.
Only some atoms can be used for this purpose. Acceptor
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atoms are boron and indium, while donor atoms are
phosphorus, arsenic, and antimony. This experiment focuses
on boron and phosphorus due to availability.
D. D~ffusion
Several conditions must be met for the dopant atoms to
replace silicon in the crystal lattice, first, they must have
enough energy to displace the silicon, plus enough energy to
move about in the lattice until they find a suitable site.
Typically a high temperature anneal is performed to give the
ions enough energy to diffuse through the crystal lattice until
they encounter a silicon atom. However, at temperatures
below 800°C, diffusion does not take place on a suitable scale
to be useful. Equation I shows the temperature dependence of
diffusion.
D = D0e kT
The diffusion coefficient follows an exponential relationship
with temperature, therefore, as temperature decreases, the
amount of diffusion taking place decreases rapidly. At 600°C,
the diffusion that takes place is almost zero and can be
completely neglected. In order to improve the amount of
dopant activation without increasing the temperature, the
silicon must be amorphous. If the silicon is not crystalline
when the anneal occurs, the thermal energy of the anneal will
allow the silicon to rebuild the lattice. This recrystallization
occurs at much lower temperatures than diffusion, typically
beginning at 500°C. During the recrystallization process, if a
dopant ion enters the lattice instead of a silicon atom, the
dopant becomes electrically active, but requires less thermal
energy. Amorphization is achieved by the ion implant process,
since the ions have a great deal of energy as they enter the
silicon wafer, they knock silicon atoms out of the lattice,
making part or all of the implanted layer aniorphous. Since
different types of dopant all have different atomic mass, they
amorphize different amounts. Heavier atoms amorphize the
surface much more than light atoms. Therefore, the amount of
amorphization is heavily dependent on the species of ions used
for the implantation. The danger of amorphization is that if
the anneal process does not completely repair the damage, the
silicon layer will still be amorphous, and amorphous silicon
~ias different carrier transport properties than crystalline
silicon. The major difference is that the amorphous silicon
will be much more resistive due to the lack of order in the




The first experiment examines the effect of the anneal on
phosphorus activation. Fig. I shows the full experimental
design. Many factors can effect the amount of dopant
activation, however for this experiment, only the anneal
conditions were varied. The implant dose was set at
4 < i 0’~ cm 2 and implanted at an energy of 95 KeV. The
energy was chosen to provide the peak of the ion profile at the
surface of the wafer, given a screening oxide of 1000 A. The
screening oxide is necessary to ensure that the ions do not
channel deep into the wafer by passing through the spaces in
the crystal lattice. Three different temperature settings were
used in the anneal process, 550°C, 600°C, and 650°C. These
points were chosen because they should all allow the silicon to
recrystallize, but not cause a glass substrate to melt. Two
types of anneals were examined, a rapid thermal process
(RTP) and a standard furnace tube anneal. By investigating
both types, it can be determined whether a slower anneal has
more of an effect on the activation process than the rapid
thermal process. RTP annealing is standard for IC fabrication,
however, it was believed that a longer furnace anneal might
(1) have a greater amount of activation, due to the longer times in
the process. When examining the anneal time, several times
were chosen for both types of processes. For RTP annealing,
the anneal times were ten and sixty seconds. Ten seconds was
the quickest the process could be done while still maintaining
repeatability in the thermal profile. The furnace times were
thirty minutes and one hour. Previous data suggests that one
hour in the furnace should cause as much activation as possible
for the given temperature. A thirty minute anneal is at the
limit of the tool for repeatability and temperature stability. In
addition, it was useless to do a furnace anneal for shorter than







Fig. I. Phosphorus experimental design. Anneal conditions valy for a
Set dose of phosphorus.
B. Boron Experiment
The experiment to investigate boron ion activation was
performed after the phosphorus experiment, therefore,
knowledge of the results helped dictate the experimental
design. A greater investigation of how the implant dose affects
the amount of activation was required for this experiment. A
range of doses was used, going from 5 x 1012 to
8 x 1015 cm 2 to capture the full range of typical implanted
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was also varied, since there is a chose of molecules to implant
with the boron trifluoride gas used to generate the plasma.
Fig. 2 shows the mass spectrum for this gas. The main two
species used for boron implants are B” and BF2. BF2 is used
because it is a large molecule and thus can provide a greater
degree of amorphization. Boron is very light and does not
provide as much damage as its counterpart, phosphorus, which
has an atomic mass of 31 amu. The implantation energies for
these species changed to provide a similar profile to the
phosphorus experiment, with the maximum amount of dopant
concentration at the surface of the silicon layer. To provide
the same profile with the same amount of screening oxide, the
energies were set to 34 KeV for the B” and 155 KeV for the
BF2. The energy for the BF2 is much greater because the
energy must be split by the three atoms that make up the
molecule. Due to the low amount of amorphization of the B”
ion, several experiments were done with a pre-amorphization
step by implanting F~ ions into the silicon before the boron
was implanted. This process was limited to high doses
because the application of low dose implants are threshold
adjust implants in the channel region of the transistors. This





Fig. 2. Boron Mass Spectrum, principle peaks used in the experiment are
highlighted.
The anneal conditions for the boron activation study were
held to a temperature of 600°C while only the time was varied
between 60 and 120 seconds. Only RTP anneals were
performed on the boron study to limit the number of runs to a
sizeable amount. The increase in anneal time for this
experiment was done because initial data suggested that a ten
second anneal was inadequate to remove silicon damage from
the pre-amorphization. See table I for the full gamut of
experiments run for boron.
Type Pre-amorph implant Dose Temp time
RTP 5.OOE+12 600 60
RTP 5.OOE+12 600 120
RTP 1.OOE+13 600 60
RTP 1.OOE+13 600 120
RTP 1.00E+14 600 60
RTP 1.OOE+14 600 120
RTP 3.OOE+15 1.00E+14 600 60
RTP 3.OOE+15 1.OOE+14 600 120
RTP 3.OOE+15 1.OOE+15 600 60
RTP 3.OOE+15 1.OOE+15 600 120
RTP 3.OOE+15 4.OOE+15 600 60
RTP 3.OOE+15 4.OOE+15 600 120
RTP 3.OOE+15 8.OOE+15 600 60
RTP 3.OOE+15 8.OOE+15 600 120
BF2 Experiment
Type implant Dose Temp tme
RTP 1.OOE+15 600 60
RTP 1.OOE+15 600 120
RTP 4.OOE+15 600 60
RTP 4.OOE+15 600 120
RTP 8.OOE+15 600 60
RTP 8.OOE+15 600 120
IV. MODELING
In order to accurately predict the amount of dose that
activates upon annealing, a model was required. By using
Silvaco Suprem simulation software, implants were simulated
over a range of doses and the resulting sheet resistance of the
structure was found. The simulated data plots can be seen in
figs. 3 and 4, for phosphorus and boron respectively. This
data allowed a model equation to be generated that could
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Fig. 4. Boron Simulated data for Sheet resistance versus implant dose.
In order to model boron implantation, two models were
required, since the range of doses was much larger. The model
equations are shown in (2), (3), and (4), for phosphorus, low
dose boron, and high dose boron respectively.
In(Dose) = 39.924—1.174 1n(R~) (2)
ln(Dose) — 43.O48—l.539ln(R~) (3)
In(Dose) = 40.486—1.169 1n(R~)
The low dose boron model is valid for doses lower than
5 x I 0~ while the high dose model is valid for greater doses.
In all of the equations, a small change in sheet resistance can
give a large change in predicted dose value. This necessitates
a highly accurate sheet resistance measurement.
The metric used to compare the success of various anneal
settings is the percentage of active dopant. This number is
calculated by using the model equations to predict the active
dose from a sheet resistance measurement and comparing it
with the amount of dose implanted. This means that if there
was 50% activation, half of the ions implanted into the silicon
became electrically active during the anneal.
A. Phosphorus Experiment
The phosphorus experimental results are summarized in
fig.5. The major result from the phosphorus experiment was
that RTP activated 10% more dopant, overall, than the furnace
anneals. There could be several reasons for this. The thermal
profile the furnace tube is different from the profile for the
RTP system. The ramping to the steady-state temperature took
5 seconds for the rapid thermal system, however the ramp step
for the furnace took about 20 minutes. This means, that even
though the samples saw significantly longer times at elevated
temperatures, the activation was not improved. One of the
dangers of the furnace anneal was spiking above the set point.
This is a problem because once new materials are incorporated
into this process, a thermal spike that is significantly above the
allowed temperature could ruin the material. In attempts to
avoid this, the furnace recipe was set such that the time it took
to reach the final temperature was very long. This might have
caused slightly less activation than otherwise, however it is
still preferred, since the thermal spiking could cause much
more activation. Variations in anneal temperature did not have
a marked effect on the percent activation. Anneal time alone
does not have a major impact on the percent activation. The
one data point of note is 550°C RTP anneal for ten seconds.
This point is notably lower than all the other points. It is
determined from this that while neither temperature or time has
a major impact, the combination of them both at the lowest
setting does impact the percent activation, giving about 50%
less dopant activation. The data here was used to predict
results for the boron experiment and eliminate needless runs,
such as further furnace processing.
Pt,osphorus Activation
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Fig. 5. Results fwm the phosphorus experiment for three anneal
temperatures. Samples with RTP anneals are shown on the left, while
those done by furnace annealing are shown on the right.
Several data points were taken at a higher dose (8 x I 0’s).
These points activated less dopant nearly 50%, meaning that
there is a saturation point for these anneals conditions where
only a fixed amount of dopant can activate, adding more does
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B. Boron Experiment
The data for the boron experiment cannot be condensed into
one chart; refer to figs. 6, 7, 8, 9 and 10 for the full set of data.
Since the phosphorus experiment determined that the anneal
temperature did not have a significant effect on the activation
levels, the boron implant anneals were investigated by
exploring how the amount of dopant implanted affected the
amount that would electrically activate. The results of the
0.0%




Fig. 6. Boron results for no pre-amorphization and both anneal times. Three
doses were examined at this condition.
boron experiment show a decreasing linear trend in the data,
meaning that there is limits to the amount of dopant that can
activate at these anneal conditions. The anneal time has a
minimal effect on the dopant activation, and has a steady
decrease in effect as the dose increases. As the silicon is
implanted at higher doses, it also becomes more amorphous.
Because more amorphization goes on, it is easier for the
crystal structure to be rebuilt, since there is no initial order.
This implies that the implant damage can be repaired faster,
therefore longer times are not necessary and add no more
activation. The pre-amorphization of the higher dose implants
show that the saturation point can be increased with a fluorine
implantation, however pre-amorphizing with the lower dose
implants does not improve the activation by a similar amount.
This can be explained by the fact that the boron itself can
amorphize the surface, therefore at lower doses there is not
enough amorphization done to the silicon to allow the dopants
to electrically activate. The amount of damage done to the
silicon directly relates to the amount of dopants that activate,
as initially expected. Fig. 7 also shows an improvement in the
sample that was annealed for 120 seconds that received a pre
amorphization. The sample that was annealed for only 60
seconds was similar to those without the pre-amorphization.
This implies that there is potential for activation with
amorphization, even at this lower dose, however, 60 seconds is
not long enough to fully realize this activation.
60 120 60 120
Anneal Time (s)
Fig. 7. Effect of pre-amorphization on activation and anneal time. The
rightmost two bars are for samples with fluorine pre-amorphization while
the left two did not receive any.
The high dose boron implantation with a pre-amorphization
step all show much higher levels of dopant activation. Once
again, a decreasing trend in the data is obvious. Therefore,
even with a pre-amorphization, there is still only a certain
amount of dopant ions that can become electrically active,
without the aid of diffusion. Again, it can be seen that the
anneal time plays a role in the activation, however as the
amount of amorphization increases, the anneal time has less of
an effect. With the pre-amorphization, the effect of the anneal
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Fig. 8. Activation data for boron with pre-amorphization split by anneal
time. A dose of I El 5 gives 80% activation.
The BF2 implant study gave much lower levels of activation
for all three doses used. This implies that the amount of
amorphization of the BF2 molecule is less than a pre
amorphization of just F4 alone. This is counter-intuitive,
because there is more fluorine present in the BF2 than in the
single F4 for the pre-amorphization step. However, the
fluorine ions from the BF2 molecule do not necessary travel
the full distance into the silicon that the boron does. This
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implies that the fluorine pre-amorphization amorphizes deeper
into the silicon than the B’’ implant depth. Note that the BF2
data retains the decreasing amount of activation as the dose is




Fig 9. Activation data for BF2 split by anneal time.
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VI. CONCLUSION
Various improvements have been made to the methods of
dopant annealing at low temperatures. From this experiment,
it can be seen that rapid thermal processing provides a higher
degree of dopant activation than traditional furnace processing
at lower temperatures. The crystallinity of the silicon and
amount of damage done to the surface during the implantation
is a key factor to promote low temperature activation. The
duration of the anneal can have an effect on the amount of
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Integration ofNickel Monosilicide (NiSi) into
an RIT SMFL NMOS Device
Phu Do
Abstract—A nickel silicidation process has been developed for
the Semiconductor & Microsystems Fabrication Laboratory
(SM FL) at Rochester Institute of Technology (RIT). NISI and
Ni2Si were obtained in doped source/drain and polysilicon gate
regions respectively at rapid thermal annealing (RTA) condition
of 500°C for 60 seconds. The sheet resistance of nickel silicide in
both regions was measured to be 0.45L)/o — 0.5L1/o. Nickel silicide
was also integrated into an RIT NMOSFET process where
silicide was formed over the S/D and polysilicon gate regions.
Rutherford Backscatter and x-ray diffraction data showed the
formation of NiSi phase in the S/D region and Ni2Si in the
polysilicon region. Preliminary electrical data from N1Si SID
NMOS showed an increase in drain current by about 1.5 orders
of magnitude, an increase in threshold current by I order of
magnitude, a decrease in threshold voltage by ‘/z , and
significantly better gate control.
Index Terms Nickel Silicide, NISi, NMOS Integration, RBS,
XRD, Silicide.
1. INTRODUCTION
AS CMOS technology transitions between process nodes,the junction depths and contact cuts for the source drain
regions are decreased. It is important that the materials used to
form metal contacts to these regions have extremely low
contact and sheet resistances. One class of material that meets
such strict requirements is a silicide - a low resistivity alloy
that forms between silicon and several metals. Titanium
silicide (TiSi2) and cobalt silicide (CoSi2) have been
thoroughly studied in industry and implemented into modem
devices. However, alternative silicides are needed to ensure
further device advancements due to the limitations of these
traditional silicides. TiSi2, for example is an ideal technology
for larger linewidths (greater than 0.25 ~tm), but due to the
linewidth dependence on its resistivity, it is not applicable for
smaller geometries. One attractive alternative is nickel
monosilicide (NiSi). NiSi has been reported to have
comparable resistivity as traditional silicides, yet consumes
less silicon during formation. NiSi also exhibits considerably
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
(RIT), Rochester, NY. The results of the project were first presented as
part of the 23r,t Annual Microelectronic Engineering Conference, May
2005 at RIT.
P. Do is with the Microelectronic Engineering Department, RIT.
less line width dependence, is formed with a single thermal
treatment, and has a relatively planar silicide-silicon interface.
However, implementation of NiSi into future generation
devices has been delayed by the limited knowledge of its
thermal stability and process integration.
The objective of this work is to develop and implement a
nickel silicidation process into a MOSFET device at Rh. The
RIT SMFL 2pm NMOS process was used to fabricate
transistors in which nickel silicide was formed in the
source drain as well as the polysilicon gate region. The
Rutherford backscatter spectroscopy (RBS) technique was
used to determine the specific nickel silicide phase(s) and
thickness formed in the SfD and gate regions. In addition, x
ray diffraction (XRD) was used to confirm the presence of
nickel silicide in the respective regions of interest. Nickel
silicide S/D and gate NMOS device has been fabricated using
RIT SMFL 2pm NMOS process in conjunction with the
normal NMOS device for baseline comparison of
performance.
II. EXPERIMENTAL PROCEDURES
A. Nickel Silicidation Process Development
The development of nickel silicidation was done using 6” p
type silicon wafers with sheet resistance in the range of 620-
680 ~2/u. Each wafer was divided into four regions as shown
in Fig. 2.1.








Fig. 2.1. Division of wafer for nickel silicidation experiment.
The upper two regions are highly doped N~ silicon and poly
silicon regions representing the conventional source/drain and
polysilicon gate MOSFET respectively. The lower two regions
are the starting P silicon region and non-doped polysilicon
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region. These lower regions is anticipated to represent future
SFET and FinFET source drain and gate region where the
conventional S/D and polysilicon gate doping will be
completely replaced by silicides. More emphasis will be
placed on studying the upper two regions. Results from these
highly doped regions will be critical in the subsequent
integration of nickel silicide into a NMOS device.
All starting wafers were cleaned using the standard RCA
clean method common in the semiconductor industry. The
RCA cleaning is necessary to minimize metal and organic
contamination. A pad oxide with thickness of 5Onm was
thermally grown in dry 02 ambient on all wafers, and a low-
pressure chemical vapor deposition (LPCVD) polysilicon film
with a thickness of 200nm was deposited on top of the grown
oxide. The polysilicon and pad oxide were then completely
removed from half of each wafer, with the major flat oriented
as shown in Fig. 2.1, using dry etch chemistry with positive
photoresist protecting the other half of the wafer. The
protective photoresist was then removed and a new coat of
photoresist was spun. The newly spun photoresist was then
removed from half of each wafer with the axis perpendicular to
that of the remaining polysilicon and pad oxide. This is to
block the subsequent ion implantation process. All wafers
were then implanted with P~3’ ions having energy of 75 KeV.
The protective photoresist was then removed and all wafers
were annealed in a thermal furnace at temperature of 1000°C
for dopant drive-in and activation. Upon the completion of the
thermal process, all oxide grown during the thermal drive-in
was removed from the surface of the wafer by wet etch in HF
chemistry. This was followed by a RCA clean with an
additional HF dip at the end prior to metal deposition. The
wafers were immediately loaded into the CVC 601 sputter tool
and allowed to pump down overnight with at least 10 minutes
heating to promote faster outgasing of the chamber. Nickel
metal, with thickness comparable to that of the polysilicon and
oxide stack, was sputtered onto all wafers at base pressure of
less than 5x106 Torr and deposition pressure of 5.0 ± 0.1
mTorr in an argon ambient (—17.0 sccm). A thin titanium
capping layer was also sputtered on top of the nickel layer to
prevent oxidation and contamination of the nickel metal layer
prior to silicidation without breaking vacuum.
Each wafer was RTP annealed at different time and
temperature. The specific process details may be found in
Table 1. The temperature was varied from 500°C to 750°C for
a duration of 60 sec or 120 sec. The pyrometer temperature
sensors of the RTP were limited to a range of —3 80°C or
above, and the stabilization of such low temperature was not
adequate. Therefore, no runs were done at temperature below
500°C where Ni2Si was known to be formed at.
Once the silicidation process has completed, all un-reacted
nickel and the titanium capping layer were removed by wet
etching in I part H2S04 : 2 part H202 at 90°C for at least 30
sec. The removal of titanium is evident by the reddish
discoloration of the chemical solution.
B. Nickel Si/icicle NMOS Integration
Upon the successful study of nickel silicidation, the optimal
silicidation process and parameters were used to implement
nickel monosilicide into an NMOS device at RIT. The robust
RIT SMFI. 2~im NMOS was chosen for the nickel suicide
implementation. The chosen process has NMOS transistors
with the critical gate dimension ranging from 0.4j.tm to 48pm,
a gate oxide thickness of 3mm, and a polysilicon gate
thickness of 350nm. In addition to regular poly-gate
transistors, the design also has metal gate as well as metal gate
with field oxide (403nm) devices.
Similar to the conventional use of suicide in device
fabrication, the integration of nickel silicide was targeted in
the source drain regions as well as the polysilicon gate. The
NiSi integration began after the S/D and poly gate dopant
implantation. Once P~3’ dopant has been implanted, a SID
thermal annealing step at 1000°C was done in a tube furnace to
repair crystal damage and active the dopant. This step was
done prior to the silicidation process to avoid any unknown
and unwanted transformation of the silicide that could have
taken place at such high temperature. To avoid any shorting of
the source drain and poly gate, an oxide sidewall spacer was
used to provide the necessary spacing between the areas.
Nickel silicidation only occurs where the nickel metal is in
direct contact with silicon substrate or polysilicon areas. The
sidewall spacer was made base on the combine thickness of the
polysilicon and the oxide gate stack (36Onin). Therefore it was
unknown at the time whether the sidewall spacer’s width was
thick enough to successfully account for the lateral
encroachment of the silicide during silicidation. Fig. 2.2 shows
the complete details of the silicide integration steps.
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Fig. 2.2a. Nickel suicide integration process flow.
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of predominantly NiSi2 phase characterized by significantly
higher Rs. In addition, significant visual changes were
observed on the wafer surface after the RTP process. On the
side with the substrate silicon exposed, yellow colored rings
were seen near the edge of the wafer. This discoloration has
been seen before in other project involving titanium silicide.
Therefore, it was hypothesized that the discoloration seen here
was the initial reaction of the titanium capping layer since the
nickel metal was thinnest near the edge of the wafer.
In order to observe the effect of subsequent thermal
processes on the newly formed suicide, the wafer was given an
additional RTP anneal at 500°C for 60sec after the wet etch
removal of all un-reacted metals. The resulting change in Rs
measured after the second RTP anneal was found to be
negligible. This suggests that the suicide was able to withstand
subsequent thermal processing such as the sinter process at
450°C.
Clearly, the optimal silicidation condition to obtain NiSi with
the lowest sheet resistance is at 500°C based on the limited
runs shown in Table I. To further investigate the actual
phase(s) formed on this particular wafer, a sample from the
doped silicon and the doped polysilicon were sent out for RBS
analysis. The sample was taken from another wafer with RTP
treatment at 500°C for 60sec. No wet etching chemistry was
done to remove the un-reacted metals. An RBS analysis is
capable of distinguishing between different nickel silicide
phases as well as the depth of the silicide. Fig. 2.3 shows the
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Fig. 2.2b. Nickel suicide integration process flow.
Ill. RESULTS AND DISCUSSION
A. Nickel Silicidation Process Development
Table I show the sheet resistance (Rs) of the silicon and
polysilicon surface after silicidation. The sheet resistance for
all regions was in the range of 0.50-1.18 ci/~ prior to RTP
annealing. In term of sheet resistance, results for RTP anneal
at 500°C were the lowest, suggesting the presence of the NiSi
phase. There is a slight increase in sheet resistance for
annealing temperature at 520°C for I 20sec. Assuming lower
noise level in the Rs Mapper tool, the results suggest the initial
transformation of the NiSi into NiSi2 and that the slight
increase in Rs is due to the slight mixture of NiSi2 with NiSi
suicide phase. The Rs values for the RTP anneal at 750°C
clearly show the presence
TABLE
POST RTP ANNEALING SHEET RESISTANCE
RTP Condition R, (0/n)
Temp (°C)[fime (see N~ Si IN. Poly P- Si Poly-Si
500* 60 0.45 0.58 0.50 0.59
520 120 0.41 0.93 0.60 0.94
750** 60 1.45 6.86 0.55 4.95
sAfter the removal of all un-reacted metals, the wafer received an
additional RTP anneal at identical time and temperature. A negligible
difference in Rs was found.
*sAfier annealing, a yellowish discoloration was observed around
the outer edge of the wafer with bare silicon. A whitish line of
discoloration was observed on the surface of both polysilicon regions.
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Fig 2.3a. RBS analysis of the doped silicon region with RTP treatment
at 500°C for 60sec.
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The RBS plots give the surface markers for each element
found. These markers are found near the x-axis in the shaded
rectangular box. In Fig. 2.3b for example, the oxygen surface
marker is found near the channel value of 300 where as the
nickel surface marker is found around 680. If an element’s
peak is found on its surface marker, then that element is
located on the surface of the sample. For Fig. 2.3b, the Ti peak
is found directly on its surface marker which can be interpreted
as being located on the surface of the sample. The Ni peak is
found slightly to the lefi of its surface marker which suggests
the actual location of the nickel to be immediately following
that of Ti. The cross-sectional view in Fig.2.3b depicts the
correct order of the film stack. Similar analysis applies to the
doped silicon sample in Fig. 2.3a. The RBS analysis also gives
the absolute composition ratio of each element in a film. For
the doped silicon sample, 100% of Ti with a concentration of
6x10’7 atoms/cm2 was found. There is exactly a 1:1 ratio of
Ni:Si found below the Ti layer. This clearly indicates the
predominant presence of NiSi phase as concluded from the Rs
results. However, the Ni:Si ration found on the polysilicon
sample was 2:1 which clearly correlates to the predominant
presence of Ni2Si phase. This is the initial silicidation phase of
nickel silicide with Rs value slightly higher than that of NiSi.
The presence of Ni2Si is due to an incomplete phase
transformation during the RTP anneal step. A longer annealing
time is needed to completely transform this phase into the
targeted NiSi phase.
The concentration of each film given by the RBS results can
be converted into actual film thickness through the relationship
shown in equation 1. To ensure proper conversion, the atomic
density of each film composition must be known. Refer to
equation I.
T~(MF,) (1)
The atomic density of the Ni2Si and NiSi has been reported as
6.09xl02 atoms/A3 and 4.1 1x102 atoms/A3 respectively [18].
These correlate to the thickness of I 88nm and 21 9nm for the
Ni2Si and NiSi film respectively. From the calculated suicide
thicknesses, the silicidation rates were calculated to be
3.l3nm/sec and 3.65nm/sec for doped silicon and polysilicon
areas respectively. However, there was no trace of pure nickel
lefi on the surface of both samples as shown by the RBS
results. This gives rise to some ambiguity as to whether the
silicidation actually took place throughout the entire 60sec
anneal. If the silicidation was shorter than 60sec due to total
consumption of available nickel metal, then the rates could be
higher. There must be some presence of un-reacted nickel afier
the RTP process in order give total confidence into the rates
obtained. Nonetheless, the RBS analysis did provide a
confirmation of NiSi phase in the doped silicon area and Ni2Si
phase in the polysilicon area.
XRD analysis was also done on a sample taken from the
undoped silicon region with RTP treatment at 500°C for 60sec.
All un-reacted metals were removed via wet etch prior to the
analysis. Refer to Fig. 2.4 for details.
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Fig. 2.3. XRD analysis of undoped silicon with RTP treatment at 500°C for
6Osec. All un-reacted metals were etched off prior to analysis.
Result from the XRD analysis indeed confirmed the results
found from the RBS analysis. There is clearly a predominant
presence of NiSi phase in the sample with a trace presence of
Ni2Si.
Based on the results obtained from Rs measurements, RBS
analysis, and XRD analysis, it can be concluded that the
optimal RTP treatment condition for the formation of NiSi is
at 500°C. The duration of the RTP treatment must be vary to
accommodate for the desired suicide thickness.
B. Nickel Suicide NMOS Integration
The nickel suicide integration processes in Fig. 2.2 were
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Fig. 2.3b. RBS analysis of the doped polysilicon region with RTP
treatment at 500°C for 60sec.
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ensure sufficient source of nickel during the silicidation
process, a thick layer of nickel was deposited with thickness
comparable to that of the oxide polysilicon gate stack
(360nm). A Ti capping layer was also used as shown in Fig.
2.2. Immediately after the RTP treatment, there was significant
lift-off of the metal stack in the spacing between each die as
well as the perimeter of the wafers. These were areas covered
in field oxide. Therefore, it was not unusual for such lift-offs
to occur especially with such thick metal stack. Microscopic
inspection did not show any lift-off taken place within any
device dies. The RTP treatment was done at 500°C for 60sec.
After all un-reacted metals have been removed, visual
inspection showed a difference in shading of areas where
nickel silicides were formed. The surfaces of these areas
seemed to be significantly more reflective than that of the
control NMOS wafers. There were signs of “burn-in” visible
near the alignment marks as well as the printed text areas. In
addition, the thin polysilicon gate line seemed to be darker
than usual. It was unclear whether the sidewall spacers were
still presence through optical microscope inspection.
After the contact holes were etched, all wafers were cleaned
using standard RCA cleaning process. An additional diluted
HF dip was done to remove all oxide on the contact holes.
However, significant changes were observed on the silicide
SID regions wafers after these two steps. As seen in Fig. 2.4,
the contact holes on the S/D regions were completely removed.
The suicide surfaces were also rougher and no longer had the
highly reflective surface seen before.
~ l~ -.
Fig. 2.4. Top down view of a 2jim transistor with and without nickel
silicide (right and left respectively). The contact holes of the suicide S D
on the right image were completely removed, and the surfaces were
significantly rougher with darker boundary. The contact hole on the
polysilicon appeared to be in normal condition.
Due to time constraints, no further investigation was done to
determine the cause of such deterioration. However, the root
of the problem was suspected to be from the RCA cleaning
process. Visual inspection was done prior to the RCA clean,
and no such effect was evident. Notice the strict boundary of
the surface deterioration ending precisely at the active area
boundary. This suggested that the suicide surface in the active
areas were reacting with some component of the RCA clean
process. Such reaction might have caused a lift-off of some
suicide in the area, and thereby removed all the contact. The
dark shaded boundary around the active area was likely the
result of TEOS field oxide rupture during the lift-off process.
Although the poly-silicide gate remained intact, it is
probable that the oxide sidewall spacers no longer exist. No
meaningful electrical results were obtained from any poly
silicide gate device. All results seem to suggest a shorting
between some critical areas such as the source, drain, and/or
poly-silicide gate. In addition, prior to the deposition of nickel
metal, the gate oxide etch in BOE as well as the additional HF
dip could have significantly undercut the gate oxide or
removed the sidewall spacer all together. Such event could
dramatically result in undesired electrical test results. The
normal NMOS device wafers perform as expected.
There was one type of NMOS device found to function
normally in both the silicide and non-silicide wafers.
Meaningful electrical results were obtained from the 24 42j.im
aluminum gate with field oxide device. The field oxide, gate
oxide, was 403 nm thick, and the aluminum metal gate was
660 nm (center) thick. Refer to Fig. 2.5 for a top-down view of
the devices.
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Fig. 2.4. Top down view of a 24-42pm transistor with and without nickel
suicide (right and left respectively). Similar issue with contact holes and
silicide lift~off in the active areas as describe in Fig. 2.4.
Direct comparisons between the silicide and non-silicide
devices show that there are significant differences between the
two types of device. The silicide SID device shows
significantly more gate voltage control and higher drain
current. The drain currents increase by about 1.5 orders of
magnitude relative to that of the normal NMOS. This suggests
that there is indeed some silicide remaining in the SID regions
despite the contact holes lift-off. In term of threshold voltage
(Vt) and transconductance (gm), the silicide device shows a
leftward shift in the threshold voltage by about half the Vt
value of the normal device. The Gm value of the silicide also
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Fig. 2.5a Overlay of silicide and non-suicide NMOS device family of
curves. Significant increase in drain currents observe in the suicide S/D
device.
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developed to incorporate NiSi into RIT device fabrication.
Additional experiments are needed to validate the integration
process and investigate the effect of subsequent RCA cleaning
on exposed silicide surfaces. Electrical test results show
significant improvement in drain current and greater gate
voltage control for device with nickel suicide on source drain
regions. This corresponds to the doubling of the device
transconductance value as well as shifling the threshold
voltage leftward by about half the Vt of non-silicide device.
In order to qualify the results and process development of
~10v this project, further studies are needed in the improvement of
the sidewall spacer process and determine the degree of lateral
encroachment of silicide in the S/D regions. In addition, an
investigation is needed to determine the specific cause of the
lift-off issue found in the RCA cleaning process. Perhaps the
subsequent RCA cleaning step can be eliminated altogether to
avoid unnecessary complications.
V. ACKNOWLEDGMENTS
The author would like to extend his gratitude to Dr. S.
Rominel, principle advisor, for his guidance, direction, and
testing assistance throughout the entire project, Dr. S. Kurinec
for her assistance in the analysis and discussion of nickel
silicidation, Dr. Hirschman and R. Saxer for providing the RIT
NMOS process and supports. The author also wishes to thank
R. Vega for his discussion on the effect of silicide on
MOSFET devices, L. Barron for performing the XRD
analysis, and D. Jaeger, E. Woodard, and D. Pawlik for
providing the processing supports. The author wishes to
extend special thanks to Prof. G. Braunstein of the University
of Central Florida for performing and modeling the RBS
analysis. Special thanks go to the SMFL staffs and











Si SID NUOS Fanily
(20l48un~ ~J Metal Gate wI Field Oxide)
-1.5 Orders of Magnitude Lower
than NiSi SID









Fig.2.5b. Normal NMOS device family of curves. This is a 24 42iim
NMOS device with filed oxide as gate dielectric and aluminum metal as
gate.
NISI SID NMOS Fanily
(20I45am*l Metal Gate wi Field Oxide)
7006-05 .. . ~
600605 ,.
•~. x~6’.~.ji’.
5.OOE-05 ~ . ~ .•.- .
-
4.OOE.05 —... ~
.4.. ~ ? ~
~ 3.OOE-05 •~. . .-.-. . . ..—.~
... •~. .. -~...
2005 05 - ~.
I OOE 05 - -~ ~
~ ~-
0.OOE+00
0.00 0 50 1 00 1.50 200
VDS(V)
Fig. 2.5c. Suicide S/DNMOS device family of curves. This is a 24/42pm
NMOS device with filed oxide as gate dielectric and aluminum metal as
gate.
Fig. 2.6. IDS vs. VGS of silicide and non-silicideNMOS devices. With
silicide S/D, the Vt was shifted leftward by half, and the Gm was doubled.
,0 00
REFERENCES
[I] Y. Taur. T. Ning, Fundamentals of Modern VLSI Devices, Cambridge
University Press, 1998.
[2] P. Lee, D. Mangelinck, Nickel Silicide Formation on Si (100) and Poly
Si with a Presilicide N2+ Implantation, Journals of Electronic Materials,
30(12), 1554-1559, (2001)
[3] F. Zhao, J. Zheng, “Thermal Stability Study of NiSI and NiSi2 Thin
Films”, Microelectronic Engineering Journal, 71, pp.1 04-Ill, (2004).
[4] M. Tinani, A. Mueller, “In Situ Real-Time Studies of Nickel Silicide
Phase Formation,” American Vacuum Society, B 19(2), pp. 376-383,
(2001).
[5] B. Froment, M. Muller, “Nickel vs. Cobalt Silicide integration for Sub
5Onm CMOS,” ESSDERC, pp.215-218, (2003).
[6] D. Chi, D. Mangelinck, “Nickel Silicide as a Contact Material for
Submicron CMOS Devices,” Journal of Electronic Materials, 30(12),
pp. 1483-1488, (2001 ).
[7] M. Zimmerman, “Investigation of Contact Resistance and Aluminum
Spiking during NiSi Nickel Mono-Silicide Formation,” Ohio State
University Thesis, Columbus, Ohio, http www.physics.ohio-state.edLL/
—reu/O3reu/REU2003repons/Zimmerman_final.pdf
[8] S. Wolf, Silicon processing for the VLSI Era: Deep Submicron Process
Technology, Lattice Press, 2002.
A nickel silicide process yielding low sheet resistance NiSi
has been successfully developed at RIT. The most optimal
silicidation condition was established to be at 500°C yielding
sheet resistance in the range 0.450 ≤2/u to 0.600 ~2Jo. In
addition, a nickel silicide integration process has been
Do, p 23rd Annual Microelectronic Engineering Conference, May 2005
[9] S. Jones, S. Walsh, Wet Etching for Semiconductor Fabrication,
Unpublished work obtained from Dr. Fuller IC Technology Class.
[10] M. Jackson, “RIT SESM 707— Microscopy and Spectroscopy” lecture
notes, RIT Material Science and Engineering Department, Spring 2003.
[II] N. McGuire, “Window on a Small World,” Today’s Chemist at Work,
11(5), pp. 2 1-24, (2002). http://pubs.acs.org subscrib&journalsftcaw
II i06/htmll06inst.html.
[12] D. Baselt, “The tip-sample interaction in atomic force microscopy and
its implications for biological applications ‘, Ph.D. Thesis, California
Institute of Technology, 1993.
[13] U. S Geological Survey Open-File Report 01-041, U.S. Department of
the Interior, (2001), URL: http: pubs.usgs.gov ofofOl-041/
htmldocs/xrpd.htm.
[14] Introduction to X-Ray Diffraction, Material Research I.aboratory,
University of California, Santa Barbara. URL: http: www mrl.ucsb.edu
mrllcentralfacilities/xray xray-basics/Xray-basics.html#x3
[15] Y. Jiang, Nickel Silicidation on n and p-typejunction at 300°C, Applied
Physics Letters, 85(3), pp.410-412, (2004).
116] B. Curanovic, Study of Nickel Silicide Processes for Advanced CMOS
Application, 21st Annual Microelectronic Engineering Conference, May
2003.
[17] X. Qu, Thermal Stability, Phase and interface Uniformity of Ni-Suicide
Formed by Ni-Si Solid-State Reaction, Thin Solid Films, 462-463, pp.
146-150, (2004).
[18] A. Franciosi, J.H. Weaver, F.A. Schmidt, Electronic Structure of Nickel
Silicides Ni2Si, NiSi, and NiSi2, Physical Review B, Vol (26) 2, (1982).
Haydock, L.E. 23rd Annual Microelectronic Engineering Conference, May 2005
Characterization of TiSi2 Process
And Electrical Properties
Laurel E. Haydock
Abstract—The goal of this experimentation consists of the
formation of TiSi2 and demonstration of its electrical properties.
The successful formation of a TiSi2 product was be confirmed by
scanning electron micrograph (SEM) images, Rutherford
Backscatter Spectroscopy (RBS) data, and electrical
characterization. Following an annealing heat treatment, the
RBS data indicated the presence of a Si substrate, a film that
compositionally appears to be TiSi2, and a surface layer of Ti02.
The electrical testing indicates the presence of ohmic behavior,
and the resistance is strongly dependant on the furnace annealing
and rapid thermal processing (RTP) treatments.
Index Terms—ohmic contact, suicide, TiSi2, Titanium silicide.
I. INTRODUCTION
THIS experimentation is designed to demonstrate animproved proc ss f r the formation of TiSi2 and to observe
its electrical behavior. Also, in the potential formation of
TiSi2, there is interest in the fabrication of both the first and
second phases of TiSi2.
TiSi2, is formed by a thermal reaction between the silicon
surface and a titanium film. The titanium interacts with the
silicon at a consumption rate that produces approximately
2.Snxn of TiSi2 for every mm of silicon.
The two phases of TiSi2 are the C49 phase and the C54
phase. The C49 phase is the first phase in TiSi2 formation and
exhibits a higher resistivity value due to a lower number of
grain boundaries. The C49 phase can be formed by a thermal
reaction between the Titanium and the Silicon at a temperature
around 650°C. The C54 phase is the second phase in the TiSi2
formation. The C54 phase has a lower resistivity due to its
triple-grain boundary structure and is formed by a second
thermal treatment with annealing at a temperature around
900°C. Both C49 and C54 are phases of compositional TiSi2,
but the C54 phase has a lower sheet resistance in comparison
to the C49 phase.
When evaluating materials such as barrier layers or silicides,
the method of Rutherford Backscattering Spectroscopy, or
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
(RIT), Rochester, NY. The results of the project were first presented as
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RBS, is a useful metrology application. RBS is a method that
sends energized ions toward a given sample and measures the
energy of the returning backscattered ions. The response of
the energized ions is dependent upon the mass of the target
element. Ultimately, RBS can provide a quantitative analysis
of thin films, layered structures, or bulk material, as well as
measurements of surface defects and impurities that may have
been caused by heavier metallic impurities on the Silicon
substrate. The analysis of RBS is provided in a spectrum
format, where the RBS spectrum is plotted as the Intensity
versus the amount of energy. So the intensity is the actual
counts being measured and the energy is shown as the channel
number. The spectrum will plot the elements present in the
sample by graphing peaks that are proportional to the element
concentration. Information provided by the RBS will confirm
the formation of TiSi2 before additional work is completed and
electrical testing is performed.
II. PROCEDURE FOR FABRICATION
A. TiSi2 Formation
The process began with the use of n-type <100> Si wafers
with a starting resistivity of 15 0-cm. Initially, the critical
aspect of experimentation was the ability to form TiSi2. The
deposition of Ti was via sputtering on the CVC6OI Sputtering
System. Before the sputtering, the wafers were dipped in a
50:1 HF solution to remove any native oxide that may have
existed on the surface of the wafer. This 20 second HF dip
ensures a better contact between the sputtered Ti layer and the
Si substrate. Three wafers were sputtered; one wafer acted as
a dummy with a strip of tape, which was later tested using the
Tencor P2 Profilometer for a step-height of the Ti film
deposited. The two remaining wafers were loaded into the
Bruce furnace for formation of the C49 phase formation. The
furnace recipe was customized specifically for this application
and titled “Haydock Anneal”, as recipe #740 for tube 7 of
Bruce 2 furnace. This recipe was designed to ramp up to a
main soak step of 6 minutes at 650°C, and then ramp down to
room temperature. One of these wafers was sent to the
University of Central Florida for RBS analysis. An additional
six wafers were processed with a blanket Ti film, then using
this anneal recipe for the C49 silicidation phase. Three of the
six wafers were run through a Rapid Thermal Annealing
(RTA) process for the C54 silicidation phase. From each set
of three, one wafer was etched using a 1H2S04 + 2H202
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solution, was measured for sheet resistance, and was examined
using the SEM.
B. Device Fabrication using TiSi2~,0d~~,
With confirmation from the RBS data and the resistivity
probe that TiSi2 had in fact been formed, the processing for the
device wafers began. Four wafers were cleaned and
approximately 500A of thermal oxide was grown on the wafer
surface in the Bruce furnace. The next step involves the
coating of photoresist and then photo-patterning. All
lithography performed used a mask set which contained
Transfer Length Method (TLM) structures, which will be used
later for measurements and data analysis. After the patterning
of the oxide layer, the oxide was etched using an HF Buffered
Oxide Etch (HF BOE) for 1 minute. At this point, all four
wafers were sputtered with a Ti blanket layer over the oxide
and were annealed using the Bruce furnace recipe designed for
the first C49 silicidation phase.
After the first Ti anneal, two of the four wafers were
processed in the Rapid Thermal Anneal furnace at 900°C for
90 seconds each. The second anneal in the RTA is designed to
create the second C54 silicidation phase. The remaining Ti
that was not consumed by the silicidation process was etched
for 30 seconds in a wet etch solution containing 1H2S04 +
2H2O2 that was heated to 90°C.
For contact formation, Al was sputtered and patterned on
the front side of the wafer and the contact pattern was etched
using the Al wet etch. Al was also sputtered on the back-side
of the wafer for a second electrical contact.
One wafer from the first phase and one wafer from the
second phase were each tested for electrical behavior and were
later SEM-ed for cross-sectional images.
Figure 1 RBS spectrum from University of Central Florida.
As seen in Figure 1, the RBS analysis detected the presence
of several different films. Compositionally, there were three
main layers that were detected by the RBS analysis. The first
base layer was the Si substrate. Nearing the surface of the
wafer, there was a layer detected that was composed of 33.3%
Ti and 66.6% Si with a thickness of approximately 11 80A.
This layer is the TiSI2 layer desired from this process. The last
layer detected by RBS was at the very surface and was
composed of 33.3% Ti and 66.6% 02 with a thickness of
approximately ii ooA. These thicknesses are approximated
because the RBS analysis gives a thickness in terms of
atoms cm2 and the desired measurement is in terms of standard
measure. This can be converted using the following equation:
T~(M~f~)
pN,~ (I)
Where t is the real thickness in metric measure, T is the
RBS thickness provided in atoms/cm2, M, is the atomic weight
in grams mole, F, is the fraction of material in the compound, p
is the compound density in glcm3, and NA is Avogadro’s
number of 6.025x 1023 atoms mole. For reference, the atomic














Table I shows the sheet resistance measurements for the blanket TiSi2
wafers.
The information provided in Table I shows that the sheet
resistance across a blanket wafer of TiSi2 drops by almost four
times between the wafers treated with only the furnace anneal
and the wafers that had undergone the second anneal in the
Rapid Thermal Anneal process. The following SEM image
shows a cross-section of the blanket wafer:
Figure 2
Cross-sectional SEM image of a blanket wafer treated with fumace and RTA
anneals. The film thickness is given by the SEM as being I 97.4nm.
Channel
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The RTA processing for the three blanket wafers were
monitored closely for any possible variations in temperature
and also to see if the furnace maintained the proper anneal
temperature. The temperature profiles are shown as follows:
The anneal recipe, as shown in Figure 3 has good uniformity
and repeatability with a temperature of 900°C for
approximately 90 seconds. This recipe will be used for later
processing with the device wafers.
Figure 4 Cross-sectional SEM image of the final fabricated device.
After fabrication of the device wafers, two of the wafers, one
from each thermal furnace treatment, were prepared for SEM
imaging. The above image, shown in Figure 4, shows the
cross-section from a wafer that had seen both the furnace and
second anneal treatment.
Again, one of each wafer treatment was taking to the test lab
for electrical characterization. The mask set that was used
contained Transfer Length Method test structures. These
structures appear ‘ladder’-like and are equally spaced from
each other. With these features, the overall distances could be
measured from contact to contact and the contact resistance
can be measured. The following graphs show 1-V curves and
summarizes the ohmic behavior of the 12 urn x 12 urn contacts
before and after the RTA processing.
Figure 6 I V plots for l2um xi2um contacts at varying distances after RTA.
Figures 5 and 6 show the relationship between the distance
between contacts and the value of resistance. The steeper
slope shown in Figure 6 corresponds with a lower resistance
value, whereas the shallower slope of Figure 5 depicts that the
wafers that did not receive the RTA process have a higher
resistance on the TiSi2 contacts. The following graph
summarizes both Figures 5 and 6 to show clearly how the
resistance changes in respect to the distance between contacts
for each furnace anneal treatment.
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Figure 7 Comparison between furnace treatments with relation to resistance
and distance between contacts.
From Figure 7 it is clear to see that the resistance drops nearly
a third between the furnace only treatment and the furnace
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Figure 3 Temperature profile graph from the Rapid Thermal Anneal
process.
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IV. CONCLUSION
A successful process was designed for the fabrication of
TiSi2 and its dual phases of C49 and C54. The two phases
were recognized by the significant shift in sheet resistance
after the second anneal was performed using the Rapid
Thermal Annealing process. With the knowledge from this
experimentation, the production of ohmic contacts with TiSi2
can be implemented into future processing at RIT.
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Design and Manufacturing of Silicon PiN
Diodes Utilizing Silicon on Insulator
Technology
Patrick Warner
Abstract The goal of this project was to design a
process to form a PIN structure on silicon on insulator (SOl)
wafers, IBIS donated the wafers for this project. Using a
combination of standard and novel wafer processing techniques
allowed for successful completion of the device. These techniques
involved a four-layer mask process that utilized both state of the
art and older tool sets. A methodology for lithographic
processing of wafer pieces has been expanded upon and
documented for future use.
Testing demonstrated resistor like behavior opposed to the
expected diode behavior. This result is indicative of a short
through the device. The observed undercutting of the buried
oxide is the most likely culprit. Undercutting would allow the
surface silicon to come in contact with the bulk silicon creating
an electrical path around the intrinsic region of the device.
1nde~c Terms—Diode, KOH, PIN, SOl
I. INTRODUCTION
The detection of photonic signals is critical for high-speedcommunication devices. A corner tone of these systems is
the PIN detector. The PIN detector is a p-n junction diode
that responds to a photon stimulus with an electric current.
The electric current can be amplified into a signal or measured
and related to the incident intensity. Photons are detected by
generating electron-hole pairs (EHP) in the intrinsic region.
The built in electric field due to the reverse biased p-n junction
sweeps the pairs to the contacts resulting in detectable current.
Developing the processes and manufacturing techniques to
produce this device will help progress the Rochester Institute
of Technology towards the communications technology sector.
In the world of high-speed devices a device such as this creates
the possibility of using light to transfer information instead of
electrons. The detector is the link between the optical and
electrical worlds. This will enable a new realm of data transfer
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
(RIT), Rochester, NY. The results of the project were first presented as
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between different systems on a single chip as well as multi-
chip packages. The goal of this experiment was to develop
and manufacture PIN diodes varying the total size of the
device and the width of the intrinsic region. This will provide
upon electrical testing correlations between size and current
density and between intrinsic region width and sensitivity.
The physics behind the operation of a PIN diode are not as
complicated as other alternatives. It is a three-part device
involving a highly doped p region, a highly doped n region,
and an intrinsic region. The most significant part is the
intrinsic region. It is an area of few mobile carriers an can vary
in size depending on application. This is also the section
where the photons will enter. The other two sections connect
to the rest of the circuit. They also allow establish the required
electric field in the intrinsic region. The electric field is
applied by reverse biasing the diode. The incident photons
create an electron-hole pair (EHP). Since the device is biased,
the EHP is swept to their respective polarity. This movement
of charge from the i-region to the doped regions is a current. It
is this current that is of most interest.
Another current that is of interest is the dark current, or
off current. This is the amount of current that is always
flowing through the device. Dark current exists since there are
always some free carriers in the intrinsic region. Certain
processing methods have been shown to increase the dark
current due to plasma damage of the silicon. Dark current is
background noise when trying to detect the on current. Since
the on current can be very small it is important to minimize
dark current.
II. DESIGN AND MANUFACTURING
A correlation between different current densities and
physical device dimensions needed to be tested. To
accomplish this PIN diodes were designed using the Mentor
Graphics software suite of various sizes. Physical sizes range
from one micron to one centimeter in device length with
intrinsic regions ranging from one to ten microns. The
intrinsic region was defined by the placement of the doped n
and p regions. For electrical isolation of the devices from each
other and the bulk SOI wafers were required. Mesa etching
each device provided the final isolation. The doped regions
were defined using a tetraethylortho silicate (TEOS) layer as a
diffusion barrier. TEOS is a dielectric film that can be easily
Warner, P. 23rd Annual Microelectronic Engineering Conference, May 2005 70
deposited via plasma enhanced chemical vapor deposition.
This allowed fast turn-around and multi level processing in a
few days.
- .. - .- — -~. — ~ -~ -
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Figure I: Undercutting of surface silicon.
The device wafer was broken into two-inch squares. This
successfully kept the total cost lower, but presented its own
challenges. Due to wafer handling, it is not always
straightforward to process portions of wafers. Certain tools
are incapable of processing pieces while others require
modification. Even though the tool set was now limited, the
process flow for this project was flexible enough to work. The
workhorse of this project was the Karl Suss Mask Aligner.
This provided the means for lithography and overlay for the
mask layers. Although the tool can be run manually, it still
had difficulties with pieces. The tool requires vacuum on the
wafer chuck that was not being provided be a single piece of
wafer. This was remedied by placing a thin sheet of aluminum
under the piece on the chuck. The other necessary tools
readily accepted wafer fragments. Buffered oxide etch (BOE)
was used to remove the TEOS layers and potassium hydroxide
(KOll) was used for the mesa etch. The main manufacturing
challenges involved the manual alignment of the mask layers
to each other. Future mask revisions will alleviate this
problem. Another significant challenge was the KOH mesa
etch. The expected etch rate differed greatly from the actual.
Serious pitting was apparent as well. This pitting was
determined to be a failure mechanism for the device. An etch
study of the SOl wafers used in this project needs to be done
prior to a second process run. It is anticipated that a dry etch
will perform far superior to the KOH wet etch.
III. RESULTS
The processing of pieces led to many challenges concerning
alignment and overlay. This however was not the most
significant processing issue. Upon inspection of the device in
the scanning electron microscope (SEM) the reasons for the
rough silicon surface after the KOH etch were revealed. In the
silicon that was etched were micron size areas that had etched
entirely through the surface silicon. These holes were lattice
defects that occurred during the manufacturing of the SOl
wafers. KO1-1 will attack defects in silicon etching them faster
than the bulk surface. This can be seen in figure 3. These
pinholes exposed the underlying buried oxide. If this were
known to happen, the process flow would have been
Figure 2- 1 V Characteristics for tested devices.
altered to compensate. The current process flow used TEOS,
which is basically the same material as the buried oxide, to
mask the n and p diffusions. Afler each diffusion the oxide
was stripped and deposited again. Since the buried oxide was
exposed through the pinholes the subsequent removal of each
TEOS layer removed part of the buried oxide. This eventually
led to the collapse of the surface silicon layer. This collapse
formed an electrical contact between the surface silicon and
the bulk. This contact provided a current path around the
diode. This is readily seen in the device electrical tests. Each
and every device tested demonstrated a linear relationship
across the test sweep as is seen in figure 2. This is indicative
of a resistor. The resistor in this case is the bulk silicon
beneath the device. To ensure that all the devices were shorted
to each other one side of a PIN diode was tested while another
diode acted as the opposite lead. Again a resistor behavior
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Figure 3: Pinholes etched in silicon.
IV. CONCLUSION
Electrical testing of the device proved that it indeed did not
function as desired. This is the only negative aspect of this
project. A large amount of information was learned as the
project progressed. A more thorough understanding of
optoelectronics as well as fabrication challenges is the ultimate
goal of a project such as this. New projects will be undertaken
to explore the results of this one. These projects may include
further studies on the etching of SOl in KOH. Plasma
processing will also be considered as an alternative. The
author is optimistic that a second revision will provide
functional devices as well as more data that will lead to an
even better project in the future.
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Implementation of a J-ramp Test Process to
Examine the Reliability of Dielectric Films
William Simpson
Abstract— As film thicknesses get smaller and smaller it is
important to maintain high quality dielectric films. A J-ramp test
is a method for extracting the characteristics of dielectric films
breakdown. Two important parameters that can be extracted
using a i-ramp test are the maximum electric field and the charge
to breakdown (QBD) of the dielectric. The charge to breakdown
the dielectric is a very important parameter because it will be
significantly affected by moderate changes within a dielectric.
Historically, this parameter would be obtained through stress
tests, using a single current level measurement that may take
hours or even days. A J-ramp measures the same parameter in
only a fraction of the time.
The J-ramp test was successfully implemented into the RIT
device characterization laboratory. The test worked well for
characterizing changes in the film after certain processes. The




Testing the breakdown voltage and charge to breakdown ofthin films is very important whe characterizing reliability.
Low breakdown voltages or low charge needed to induce
breakdown could lead to catastrophic failure of devices. For
this reason it is essential to characterize the breakdown of the
thin films that are used in devices.
The i-ramp designed for this experiment has a dual
function. The first function is to accurately measure the
breakdown voltage for dielectric films. The i-ramp can do this
by performing a fast logarithmic current sweep. Since charge
induced breakdown takes long amounts of time to occur, a fast
current sweep will force the film to breakdown due to the
electric field across it. The breakdown voltage could then be
measured as the maximum voltage across the capacitor during
the test.
The second function of this test is to accurately determine
the charge to breakdown. This can be done by performing a
very slow current ramp. The slow current ramp will allow
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
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charge to build up in the film much like in a stress test. The
difference between this and a stress test is that the current
levels in the i-ramp test will be rising logarithmically while in
a stress test they are held constant. This allows for faster
testing and also a more robust process.
II. i-RAMP METHODOLOGY
In contrast to a V-Ramp test, which uses voltage as the
initiator, the J-Ramp test uses current [1]. More specifically,
the J-Ramp test uses a current ramp that follows equation 1.
1FORCED 1q90 (1)
Where n is can be chosen for this method
When a capacitor is subjected to this current ramp, charge
within the capacitor will build up until breakdown occurs.
Breakdown can be realized through the measurement of the
voltage across the capacitor. A working capacitor will display
a significant amount of voltage drop, while a capacitor that has
undergone breakdown will appear to be a short circuit and
display little to no voltage. This can be seen in Fig. I, where
oxide failed around 60 sec.
Fig. 1: Example Response
Fig. I shows an example of the measurement of the voltage
as a function of time. The sudden change near 60 sec. shows
the point of breakdown within the capacitor. This drop occurs
at a specific point which is the breakdown voltage.
Correspondingly Fig. 2 shows the current ramp applied to
cause the output from Fig. I. The area underneath the curve in
Fig. 2 is the charge required to breakdown the capacitor. This
is quantified in Eq. 2.
hme (s(
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Where QBD is the charge required to breakdown










Fig. 2: Current Ramp
excel spreadsheet that was prepared for this test. The
spreadsheet will calculate the breakdown voltage and also the
charge to breakdown. The spreadsheet will also plot the
voltage in the system versus time, shown in Fig. 1. The data is
entered into the spreadsheet from a simple “copy” command
directly from the Metrics ICS (Interactive Characterization
Software).
IV. FILM CHARACERTIZATION
There are two different methods for testing the capacitors
based on the desired output. To obtain an accurate
measurement of the breakdown voltage a “short” test should
(2) be used. This test involves a very fast current ramp. A fast
current ramp will cause the electric field within the dielectric
to rise while minimally changing the charge within the
capacitor. This type of test should not be used for charge to
breakdown measurements.
the The second method for testing capacitors using the J
the ramp test is the “long” method. This method involves a very
slow current ramp. This slow current ramp will cause a
buildup of charge within the film, while keeping the electric
field below the maximum. This test cannot accurately measure
the breakdown voltage or maximum electric field.
The J-ramp test was performed using an HP4145A and a
shielded test probe station. Both of these pieces of equipment
already reside in the RIT device characterization lab and can V. PROCESS FLOW
be easily optimized for J-ramp testing. Upon completion of the implementation J-ramp method a
The main piece of equipment used for this experiment was 2 factor, full factorial experiment was performed. The purpose
an HP4 145A electrical characterization machine. This was of this experiment was to improve the fabrication process to
connected to a shielded box. The actual testing was done obtain improved data about the reliability of the thin films.
inside this box in order to reduce the amount of external The two factors that were varied for this experiment were the
influences in the experiment (light, local electric fields, etc.). aluminum deposition method and the method for cleaning the
The HP4 I 45A was connected to this box by 2 triaxial cables. wafers. The deposition method was varied from evaporation
One of these cables was designated to be a common ground to sputtering. The theory for this was that the plasma used
and was connected to the wafer chuck. The other cable was during the sputtering process would cause the oxide to be
connected to a resistor and the probe. This setup is depicted in damaged and lower the charge to breakdown. The clean
Fig. 3. method was varied by adding an extra hydrofluoric acid dip to
the end of the process. The theory behind this is that the
hydrofluoric acid would remove any chemical oxides grown
Black Box during the clean.
- The following process flow was used to fabricate the
HP4 145 Wafer wafers for testing:
ts~s~j
~ L U
Triaxial Cables — Wafer Chuck
Fig. 3: Experimental Setup
1. Clean <100> B-doped (14-22 12-cm) Si wafers
2. Depositlgrow a dielectric
3. Evaporate/Sputter Aluminum
4. g-line photolithography to define aluminum
contacts
5. Etch aluminum
6. Spin on another layer of photoresist to block the
surface of the wafer
7. Dip the wafers into HF to remove backside oxide
8. Strip photoresist (solvent Strip)
The data for the experiment can be extracted by using an 9. Evaporate aluminum onto the backside.
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12] “Evaluating Oxide Reliability Using V-Ramp and i-Ramp Techniques.”VI. RESULTS/DISCUSSION Keithley Application Note Series, November 2240
The J-ramp test was calibrated using a 350A dry oxide
dielectric on a p-type wafer. The voltage required to
breakdown the capacitor was near -30 Volts for all of the
measurements. This corresponds to previously documented
values. The charge to breakdown the film was lower than
previously documented values, but the value was consistent
from test to test. Until further improvement of the testing
techniques this test will not provide absolute values for the
charge to breakdown. The process can be used for
comparative studies of oxide reliability. This type of test was
used to run the aforementioned experiment.
Table I: Average charge to breakdown as a function of deposition
and cleanin2 methods.
Deposition Method leaning Method ~verage QBD
Evaporation Vithout HF dip 0.23 C cm2
Sputtering Without HF dip 0.00018 C/cm2
Evaporation With HF dip 1 .80 C/cm2
Sputtering With HF dip 0.0001 1 C cm2
Table I shows the results from the processing experiment.
The wafers that received sputtered aluminum had significantly
lower QBO values, signifying that the dielectric was damaged
by the plasma. The wafer with the evaporation and an extra
HF dip appeared to have a higher charge to breakdown
indicating that the film was improved by the removal of native
and chemical oxides before deposition.
VII. CONCLUSIONS
The J-ramp test was useful for obtaining precise data in
reasonable amounts of time. The measurements for the
voltage and maximum electric fields were very accurate while
the measurements for the charge to breakdown were too low.
For this reason the charge to breakdown measurements should
only be used for comparative characterization of films.
The processing experiment showed that an extra HF dip
and using evaporated aluminum is the best method for
obtaining accurate data.
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Development of a Polysilicon Check
Microvalve
William C. Hart
Abstract Check valves are used frequently within the field of
microfluidic MEMS, particularly in micropump applications.
Check valves serve to limit the flow of a fluid to one direction
through a channel. This project was an attempt to manufacture
an efficient check microvalve using polysilicon as the valve cover
material. Previous work on a microvalve at R1T has been
unsuccessful, as the final KOl-l etch has attacked the polysilicon,
thus removing the valves from the openings in the silicon. It was
determined that pinholes in the LPCVD nitride were allowing
KOH to penetrate the etch mask and attack the substrate surface
and the polysilicon. In this attempt, black wax was used as a
protective coating over the LPCVD nitride on the cover side of
the substrate. A crucial part of this project was the testing of the
produced microvalves. In this project, nine valve designs were
patterned; with each valve differing in arm length and flap
overlap across the substrate opening. Of these, one valve
functioned correctly after processing. The remaining valves
either failed to release during the final oxide etch or were etched
through during KOH etching. Testing consisted of forward and
reverse flow rate measurements using compressed gaseous
nitrogen.
Index Terms—check valve, KOH, MEMS, microfluidics, pump
I. INTRODUCTION
ICROFLUIDICS is a growing industry with applications
in biotechnology, inkjet printing, and other dispensing
applications. A common element in microfluidic systems is
the check valve, which limits the flow of fluids to one
direction, similar to a diode in electronic circuits. Check
valves are commonly used in micropumps, as a means of
controlling fluid flow into and out of the pump chamber. The
purpose of this project was to design a repeatable process for
fabricating polysilicon check valves at the Semiconductor &
Microsystems Fabrication Laboratory at Rochester Institute of
Technology.
H. THEORY
The flow through an orifice can be calculated using (1),
where Q is the volumetric flow rate, A0 is the area of the
orifice, ‘~p is the pressure drop across the orifice, p is the
density of the fluid, and Cf is the flow coefficient.
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
(RIT), Rochester, NY. The results of the project were first presented as
part of the 23”~ Annual Microelectronic Engineering Conference, May
2005 at RIT.
W. Hart is with the Microelectronic Engineering Department, RIT.
Q=C,A0~2~)
(1)
The efficiency of a check valve can be determined by
measuring the ratio of the forward flow rate to the reverse flow
rate through the valve.
One critical step within the process flow is the KOH etch.
This wet etch process was used to make holes through the
substrate to serve as fluid channels. KOH etches selectively
along (111) planes, creating a pyramidal etch when a square
mask opening is patterned on <100> wafers. This creates a
sidewall angle that is 54.74° from the surface of the substrate.
Therefore, the backside holes mask was designed to be larger
than the target hole size, in this case 100 jim by 100 jim.
111. DESIGN
The device layout for this project consisted of nine valve
designs in a 3 by 3 matrix. An example valve can be seen in
Fig. I, with a cross-section seen in Fig. 2. Each valve varied
in arm length and flap overlap, while the backside hole size
remained constant. The holes were 820 jim by 820 jim,
yielding a target front side hole of 100 jim by 100 jim after
KOH etching. Flap size varied from 200 jim by 200 jim to
400 jim by 400 jim, while arm length varied from 0 jim (direct




Figure 1. Sample valve design. The large box was the backside KOH etch
mask, while the center small box was the flap, connected by the arm to the
offset anchor.
Figure 2. Cross-section of check valve design. The flap covers the orifice,
while the anchor attaches the flap to the substrate.
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I.ithography was performed using a contact lithographic
printer, so mask dimensions were identical to device
dimensions.
IV. FABRICATION
Fabrication began with backside polishing the substrates, to
allow a planar surface for subsequent processing. This was
followed by a RCA clean and 2.5 ~im wet oxidation. The front
side of the substrate was then coated with photoresist and hard
baked, to serve as an etch mask for an immediate buffered HF
oxide etch of the backside oxide. This was followed by a 500
A pad oxidation to serve as a stress relief layer for the
following 1500 A low-pressure chemical vapor deposition
(LPCVD) of silicon nitride (SiN4). The nitride on the front
side of the wafer was then plasma etched away, leaving only
the backside nitride.
The first lithography level involved simultaneous alignment
to both sides of the substrate. First, the anchors were patterned
and the 2.5 jim oxide was etched in buffered HF for 25
minutes. The resist was removed in a photoresist strip (PRS).
This was followed by coating the backside of the substrate,
placing a drop of water on the front side of the substrate,
aligning the substrate to the anchors mask, pressing the mask
and substrate together, and using the surface tension of the
water to hold the substrate in place. The holes mask was then
aligned to the anchors mask outside the perimeter of the
substrate, and the masks were clamped together, as seen in
Figure 3. This was followed by patterning the photoresist on
the backside of the wafer for the holes. The backside nitride
and pad oxide were then plasma etched, followed by a PRS.
-~ - - ~
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Figure 3. Anchors and holes masks aligned and clamped together. The
substrate was aligned to the anchors mask, then the anchors mask was aligned
to the holes mask.
A 2 ~sm LPCVD polysilicon deposition followed. Then, the
front side polysilicon was doped with Emulsitone N-250 spin-
on n-type dopant, and a 60-minute drive-in was performed at
1100 °C. The dopant was used to reduce stress in the
polysilicon film and make it flexible. A 15-minute buffered
HF etch was then used to remove the remaining spin-on
dopant. The polysilicon was then plasma etched from the
backside of the substrate, leaving the front side polysilicon
intact.
The polysilicon flaps were then patterned using the anchors
pattern for alignment. ASPR-528 photoresist was used, as this
yielded a resist coating greater than the 2 jim topography
characteristic of the design. The unwanted polysilicon was
plasma etched, and a PRS followed. This was followed by
another 1500 A LPCVD nitride deposition to serve as a
protective etch mask during KOH etching. The holes were re
patterned in the nitride using the same mask level.
At this point, it was found that the LPCVD nitride was
ridden with pinholes, resulting in little protection during KOH
etching. This was particularly an issue in regards to the
protection of the polysilicon flaps. If KOH was allowed to
penetrate the etch mask to the polysilicon, the flaps would be
etched through, leaving only holes instead of valves. A series
of plasma-enhanced chemical vapor deposition (PECVD)
films were tested as additional etch protection. Among these
were low-stress tetraethylorthosilicate (TEOS) and silicon
nitride. However, the thicknesses required of either of these
films for protection during KOH etch yielded stress in the film
to the point of flaking in regions where the oxide, polysilicon,
and LPCVD nitride film stack was present.
Ultimately, a process was used that was found to work in
previous projects, but was unfavorable due to the
contamination of facilities. Black wax was heated and coated
on the front side of the substrate. Additionally, the wax was
applied to a glass plate. The front side of the substrate was
pressed against the glass to form a seal from KOH penetration.
During KOH etching, the wax around the outer edge of the
substrate flaked away, contaminating the etch tank. However,
the polysilicon flaps were protected. The total etch time in
20% KOH at 80 °C was 7 hours and 10 minutes.
The black wax was removed by heat and trichloroethane, a
solvent used to dissolve the wax. This was followed by a
phosphoric acid etch at 175 °C for 19 minutes to remove the
remaining nitride. A wet oxide etch followed, using a 1:1
mixture of hydrofluoric and hydrochloric acids. This yielded
an etch rate of approximately 6100 A per minute. The
substrate was etched in this mixture for 17 minutes, at which
point it was visible that one valve was moving under the
influence of a compressed nitrogen gas gun. Etching was
halted at this point to prevent any potential undercutting of the
anchors, resulting in loss of the functional valve. Figure 4
shows an outline of this process flow.
a)
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b)
Valve performance was shown to be acceptable, as there
was an order of magnitude difference between forward and
reverse flow rates. The ratio of forward flow rate to reverse
flow rate was found to be approximately 12-to-I between 10
psi and 15 psi.
VI. CoNcLusioN
V. RESULTS
One valve was found to be functional. This valve had a flap
size of 200 jim by 200 jim and an arm length of 100 jim.
However, the hole was found to be almost 200 jim by 200 jim.
This was believed to be due to misalignment of the holes mask
to the wafer flat, a known issue with the contact alignment tool
used. As the KOH etched, the pyramidal shape “twisted” until
reaching the correct orientation, yielding the larger opening on
the front side of the substrate. The remaining devices had
either not yet cleared during the final oxide release etch, or the
valve flaps had been etched away during KOFI. It appeared
that the KOH etch was allowed to continue longer than would
have been optimum, which caused the KOH to etch through
the 2.5 jim oxide from under the valve flaps, after etching
through the substrate, and attack the polysilicon.
For testing, a flow meter was placed in series with a
pressure gauge. The flow meter was calibrated, and the
pressure was set to 10 psi and 15 psi. For each pressure,
forward and reverse flows were measured. The results of these





A. Figure 5. Volumetric flow rate results with theoretical comparison.
The flow coefficient for this device was empirically found
to be approximately 0.9, although the model did not accurately
represent the slope of the line. It is possible that the valve had
a greater inhibiting effect on the flow at lower pressure,
because the valve may not have been opened as far as it was at
greater pressure. The density of the nitrogen gas was taken as
1.39 kg m3.
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(c)
Figure 4. Simplified process flow. (a) shows the first lithographic levels, (b)
shows the patterning of the flaps, and (c) shows the final device.
Through this project, a working check microvalve was
designed and fabricated. Valve performance was found to be
acceptable within the measured pressure range of 10 psi to 15
psi, yielding a forward to reverse flow ratio of 12-to-I.
Future work on this project should include development of a
KOH etch mask material that does not cause contamination,
development of improved packaging techniques to enable
liquid measurements on the check valve, and, ultimately,
incorporation into a micropump design.
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Development of macroporous silicon for
bio-chemical sensing applications
Tiffany M. Hoover
Abstract Macroporous silicon bio-chemical sensing devices
have been developed, fabricated and tested. The porous silicon
walls were lined with oxide and aluminum electrodes were placed
on either side of the porous silicon membrane. These electrodes
were used to measure capacitive changes resulting from
vapor/fluidic interactions with the oxide-coated porous silicon
membrane.
For thick flow-through membrane formation, the maximum
etch time investigated during the porous silicon-forming
anodization process, using an electrolyte consisting of
hydrofluoric acid and dimethylformamide was an 8 hour period
with an electrolyte refresh halfway through the process. The
pore dimensions measured after this process were approximately
67~tm at the center and IO2um at the edge, with a pore width of
I.6pm to 1.65t1m, respectively. The propagation was highly
anisotropic with vertical pore sidewall profiles. Flow-through
membrane structure devices were realized and electrical data was
collected.
Index Terms anodization, bio-chemical detection, HF/DMF
electrolyte, porous silicon, sensor
I. INTRODUCTION
THOUGH research and literature on porous silicon isprevalent, the mechanisms which pr duce porous silicon,
are not very well understood. A porous silicon bio
chemical sensor is a small device used to detect biological and
chemical materials. The sensitivity of the porous silicon
membranes to charged molecules and the large internal surface
make this device a prime candidate for development [I].
The device can be placed in an environment to detect
analytes in vapor and liquid phase. In the past, in order to
carry out this kind of analysis, time is taken to extract the
material, after which it is taken offsite and tested. This bio
chemical sensor is a much more efficient process. The sensor
can detect the foreign material in minutes on a micro-
contaminant level and it makes removal of the substance from
the contaminated area unnecessary. This type of device can
This work is part of a capstone design requirement for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology (RIT),
Rochester, NY. The results of the project were first presented as part of the
23td Annual Microelectronic Engineering Conference, May 2005 at the
Rochester Institute of Technology. The manuscript was received on May
J7Lh, 2005. This work was supported in part by a grant from the Infotonics
Center of Excellence, awarded to the Microelectronic Engineering
Department, Rochester institute of Technology.
T. M. Hoover is with the Microelectronic Engineering Department,
Rochester Institute of Technology, Rochester, New York 14623 USA.
potentially be used in medical treatment for rapid diagnoses of
patients brought into emergency care. Time and accuracy in
detection can be vital to human life in many cases, so
development is extremely useful [2].
For this specific device, the vapor in the environment travels
through the macro-sized membranes of the device and attaches
to the walls of the macroporous silicon lined with thermally
grown oxide. The device can then detect the capacitive
changes over time as the vapor saturates the pores, and
potentially identify the substance based on the output
characteristics. This device is a prime candidate for field
effect sensing due to the increased surface area produced by
the flow-through pore formation [1]. With research, the bio
chemical sensor can be integrated into detection systems for
fluidlvapor sensing.
The goal of this project was to take a pre-existing
macroporous sensor process, with the potential to become a
full-scale bio-chemical sensor, and improve the porous silicon
formation process for integration into fluidic vapor detection
systems. The result of this project should be a macroporous
silicon device capable of detecting vapor, having the potential
to detect liquid chemicals through capacitive characteristics.
The process investigation should give insight into pore
formation, diameter, and propagation depth of the membrane,
as well as sidewall quality. This can be related to etching
conditions such as current density, time and electrolyte refresh.
A. Macroporous Silicon
II. THEORY
Porous silicon is silicon with a semi-random order of
anisotropic pores formed through electrochemical etching.
Porous silicon is classified into three categories based on pore
diameter: (I) Micro-porous silicon with pore diameters and
pore-to-pore distances smaller than 2nm—IOnm; (2) Meso
porous silicon with pores in the 2nm—I Onm to SOnm range; (3)
Macroporous silicon with pores larger than SOnm [3], [4]. In
this work the investigation focus is on macroporous silicon.
One method to form the porous silicon is through a process
known as anodization or dissolution of silicon. In this process,
a hydrofluoric acid (HF) solution is used to etch into silicon
using anodic current densities. The anisotropic pore formation
is due to dependence on the (100) crystallography orientation
of the silicon surface and the resistivity of the substrates. A
pure HF solution does not easily infiltrate pores during
dissolution, due to wettability and capillary phenomena
Hoover, T 23rd Annual Microelectronic Engineering Conference, May 2005 79
(uniformity issues), and thus adding a solvent is recommended.
Adding Dimethylformamide (DMF), an organic solvent, to the
electrolyte can enhance anisotropic etching by acting as a
surfactant agent, allowing needed infiltration and better
uniformity [1]. The end result is a pore diameter between 1-
2um, depending on the applied current and ratio of HF to
DMF.
The process by which anodization is carried out consists of
a platinum electrode immersed in an aqueous solution of
HF/DMF (Fig. I). The electrolyte solution is placed inside a
Teflon holder, such that only certain portions of the silicon
substrate are in contact with the electrolyte whereas; other






Fig. 1: Teflon Anodization Etching Cell
The backside of the substrate is protected from the
electrolyte, and a layer of aluminum is sputtered onto the
backside. The wafer backside is doped with p-type dopant,
cured, and a drive-in process is performed previous to the
sputtering, in order to improve electrical contact to the
aluminum backside layer. A power supply is attached to the
platinum electrode immersed in the electrolyte and to an
aluminum puck in contact with the backside of the wafer. A
positive voltage is applied between the wafer and the platinum
electrode immersed in the HFIDMF solution.
However useful the anodization process is, trenches of
porous silicon can only form so far into the silicon over a
designated period of time. This is due to passivation effects
where the density of the surface states is reduced as a function
of time, thus increasing the stability of the silicon surface
against further electrochemical attack [5].
Dissolution Reaction:
Si+2HF+Xh+)S1F2 2H (2-A)e-
SiF2 + 2HF -) SiF4 + H2
SiF4 + 2HF -~ H2SiF6
The chemical reaction within the anodization process takes
place under bias conditions. The fluorine ions are drawn to
the surface of the wafer, where the electron is transferred from
the fluorine ion to the silicon. At the silicon surface, two
fluorine ions bond with a silicon atom. The HF atoms in
solution release the SiF4 molecule from the surface, leaving
hydrogen atoms to bond with the underlying atoms. The SiF4
molecules, in solution, bond with HF molecules to form
H2SiF6 [6].
A by-product of the chemical reaction is H2 molecules,
which form gas bubbles, and can potentially, adhere to the
wafer surface. This could contribute to incomplete pore
propagation and lead to non-uniformity. Otherwise, the H2
molecules are released into the atmosphere through a vent hole
in the Teflon cell apparatus [6].
Etching deep pores into the bulk of a substrate may take
hours to complete. The extended process time to get deeper
pores, results in non-uniformity at the pore propagation front.
A possible cause for this non-uniformity could be that the
silicon is depleted of carriers and holes are not available for
the dissolution process. The outer pores propagate further due
to more available holes in the surrounding bulk silicon,
whereas the pores towards the center of the membrane only
have holes from below the membrane, which is depleted of
hole carriers [3].
B. KOH Etching (Potassium Hydroxide)
To form a free standing structure such that the pores
propagate through the thickness of the wafer, a KOH process
can be utilized. In this process, the remaining backside silicon
thickness after anodization can be removed by immersing the
substrate in 40% hot phosphoric acid (KOH) at 85C. This is
done by placing the wafer inside a double-wafer apparatus,
such that only the areas to be etched on the backside of the
substrate are unprotected. If a device wafer is not available, a
“dummy” wafer is required for the second slot in the KOH
etching apparatus. This decreases the likelihood of fluid
getting through one side of the apparatus and contaminating
the device wafer. The KOH will fully etch away the remaining
silicon from the unprotected backside regions in an angle
formation of 54.3 degrees (Fig. 2) and establishes the
suspended porous silicon flow-through membrane.
/~543O
Substrate Substrate
Dry Oxide Dry Oxide
I500ASMFL STO Nitride
Fig. 2: KOH Etching Layout
In order to keep the KOH from penetrating the pores
already formed during anodization, a protective layer, such as
a nitride oxide liner should be deposited into the pores. The
high selectivity of silicon ( 8Oum/hr) to nitride (<Inmlhr) and
oxide (S7SnmJhr) will allow bulk silicon etching without
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oxide nitride liner within the porous silicon, a flow through
macroporous silicon membrane is realized.
Ill. PROCEDURE
Initially, twenty-five 4-inch (100) oriented boron-doped p
type silicon wafers with resistivity (rho) —. 20-25 Ohm-cm were
obtained. In order to fabricate the biosensor devices, the
following process parameters were followed [8]. Wafers 7-21
were chemically mechanically planarized (CMP) on the
backside, using the Strauss Baugh CMP tool, so that
processing on both sides could be completed with a smooth
surface (Fig. 3a). Levasil 50CK130% slurry was used and the
wafers were polished for —22minutes/wafer and then cleaned
with cleaning solution to remove any slurry particulate. All 25
wafers underwent RCA clean and 5000A of wet oxide was
grown on wafers 1-21 (Fig. 3b) using recipe LFuII 5000A.
After this, wafers 1-21 were coated on the front side with
Shipley 812 positive photoresist using the SVG wafer track
and the backside oxide was etched off in 8:1 buffered oxide
etch (BOE) for approximately 7.5 minutes (Fig. 3c).
The photoresist was then stripped using the Branson Asher
(wafer # 21 broken) and the wafers were RCA cleaned before
p-type Borofllm 100 dopant was spun Onto the backside of
wafers 1-20 (Fig. 4a). The dopant was driven in using the
Bruce furnace and then a blanket 8:1 BOE wet etch of the
5000A wet oxide was completed (Fig. 4b) for —15 minutes.
After etch, 500A of dry oxide was grown in the Bruce I tube 4
furnace using recipe #458: SMFL 500A Dry Ox. Due to a
transformer failure, the Dry Oxide had to be restarted as no
film was deposited due to the failure. The deposition of nitride
did not happen for a few weeks, as the tool had 0-ring burn
Outs, leak check failures, and internal computer errors. When
the LPCVD was finally back online, 1500A of nitride was
deposited onto wafers 1-16 & 18-20 (Fig. 4c) using the I 500A
SMFL Factory Nitride Recipe (Wafer #17 broken) with a
deposit time of—2l minutes.
(a) (b) (c)
The device was then ready for the first anodization
photolithography step. This step consisted of coating the
wafers on the SVG wafer track, exposing the anodization area
on the Karl Suss mask aligner for 10 s, and developing on the
wafer track (Fig. 5a). The nitride was then etched to open the
anodization area on the front side using the LAM 490
FACNITI500 Recipe. The backside was cleaned with
acetone, and then placed back in the LAM 490 for backside
nitride etch (Fig. Sb) using the same recipe. The oxide was
then removed from the front anodization area, and the
backside of the wafer, using 10:1 BOE for —45 s. The resist
was then stripped in the Branson Asher (Fig. Sc).
(b)
Fig. 5
Wafers 1-16 & 18-20 were RCA cleaned and dipped in 50:1
HF for 30s so that the sputtered Aluminum on the backside
had a quality ohmic contact. After sputter, the wafers were
sintered (Fig. 6a) using the SMFL Sinter 450C Recipe in
Bruce 1, Tube 2. The wafers were then ready for their first
major silicon wet etching step. A preliminary design was set
up for the anodization process instead of a factorial design,
due to the time required for each individual anodization
process. Using an anodization Teflon cell apparatus seen in
Fig. 1, wafers 1-3 were anodized in an electrolyte mixture of
4% Hydrofluoric Acid (HF) in Dimethylformamide (DMF).
They were then cleaved and SEM imaged, as a test run for
current density and process time values (Fig. 13). After
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anodized (Fig. 6b). Wafers 1-4, 7, 8, 11 & 12 were then
cleaved and SEM images (see Fig. 15 - parameters) were
taken. Wafers 9 & 10 were not cleaved and were sent on for
device processing. The aluminum was stripped from 9 & 10
using aluminum wet etch for —2 minutes at 50C followed by
growing I 000A of dry oxide in Bruce 2, Tube 4 using Recipe
#5: IOOA SMFL Dry 02 (Fig. 6c).
(b)
Fig. 6
A 10:1 BOE deglaze (—30 s) was carried out to remove the
oxy-nitride layer formed (Fig. 7a) from oxidization of the
nitride. The nitride on the front side of the wafer was then
etched with hot phosphoric acid for —26 minutes at 175C.
1500A of SMFL stoichiometric nitride was grown in the
LPCVD (Fig. 7b) using Recipe I 500A STO SMFL Nitride
with a deposit time of —75 minutes. At this point, the wafers
were ready for their second major photolithography step; the
KOH etch definition. The wafers were coated on the SVG
wafer track with Shipley 812 positive photoresist, exposed for
10 s in areas to be KOH etched using the Karl Suss mask
aligner, and then developed (Fig. 7c) on the SVG wafer track.
Wafer #9 was broken during this processing step, so the front
side was waxed to a dummy wafer to continue processing.
(b)
Fig. 7
The backside nitride was etched from both wafers using the
LAM 490 FACNITI500 Recipe and 9260 photoresist was
painted onto the front side pores of wafer #10 to ensure
protection. The backside oxide was then etched in 10:1 BOE
for —3.75 minutes and the 9260 photoresist and backside wax
were removed (Fig. 8a) using an acetone overnight immersion
soak. Wafer #9 was scrapped in order to save time due to
process complications. Wafer #10 and a dummy wafer were
sent through to KOH etching with a 40% solution in DI H20
and a temperature of 85C (Fig. 8b). The wafer was checked at
approximately 6 hours into the KOH etch time with a total etch
time of 6.5 hours. After etch, the wafers were decontaminated
to remove any potassium that can contaminate tools for MOS
fabrication. This was done by immersing the wafers in a bath
of self heating 1:1:1 DI H20: 30% Hydrogen Peroxide:
Hydrochloric Acid for 20 minutes. Wafer #10 was dipped in
10:1 BOE, for a 30 second deglaze to remove any oxy-nitride
film. The nitride was then stripped from wafer #10 in hot
phosphoric acid at l75C for 30 minutes. The pad oxide was
etched off in BOE (Fig. 8c) for approximately 10 minutes to
remove oxide lining the porous silicon membrane. At this





After making sure the wafer was completely bare by
measuring for thickness on the Nanospec, 500A dry oxide was
grown to re-oxidize the porous silicon membrane (Fig. 9a).
Bruce 1, Tube 4 was used with the 500A Dry Oxide Recipe.
The third photolithography step was used to define the contact
cuts. Thick 813 photoresist was coated on the backside of
wafer #10 and left to dry overnight. Then 9260 photoresist
was spun on the front side of the wafer. The front side contact
cuts were then exposed on the Karl Suss for 4 minutes 20 s,
and developed (Fig. 9b) for 4 minutes 20 s using 4:1 DI
Water:MF351 developer. The oxide was etched from the
contact cut areas in 10:1 BOE wet etch for —55 s and then the
photoresist was stripped using acetone (Fig. 9c).
(b)
Fig. 9
To prepare wafer #10 for the aluminum contact deposition,
it was RCA cleaned (NiSi contamination in the baths) and HF
dipped for 15 s. 2um of aluminum was sputtered on the front
side of wafer #10 (Fig. lOa). The final metal definition
photolithography step served the purpose of protecting the
contacts and etching away the remaining aluminum. This was
done by coating the front side of wafer #10 with 9260
photoresist, exposing for 4 minutes 20 s on the Karl Suss, and
developing (Fig. I Ob) in 4:1 Dl Water/MF3 51 for 4 minutes
20 s. The metal was then etched in aluminum wet etch for —4
minutes at 50C and the photoresist was fully stripped using
acetone. After N2 drying, a residue was found on the surface
of the wafer. Wafer #10 was not sintered due to this
contaminate issue (Fig. I Oc). A broken wafer piece was tested
in the Aluminum etch, to see if it was possibly un-etched
aluminum, but this did not prove successfi.il.
(b)
Fig. 10
At this point, wafer #10 was completely processed and
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can be seen in Fig. 12. With the devices complete, the wafer
was sent to test (Fig. 11). With an acceptable measured
capacitance, the sinter step was not performed. The residue
did not appear to hinder testing, so further testing commenced. ii
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The results of SEM imaging of the anodized wafers can be
seen below in Fig. 14. Each wafer was imaged for pore
diameter, depth, and viewed for overall pore quality. As you
can see, the diameters of all pores measured in this experiment
are within the expected macroporous silicon range, being that
they are larger than SOnm.
Center Outer
Pore Pore
Wafer # Pore Diameter Depth Depth
lum l.2um 50.56um 73.26um
2 l.5um-l.6um 34.90um 48.4lum
3 2 2um-2 6um 12 O3um 21 43um
(b) Side View
Fig. 12: Device La~ out
IV. RESULTS & DISCUSSION
A. Anodization Data & SEM Imaging
The parameters in Fig. 13 (below) were used as a design of
experiments for the anodization process. Wafers 1-3 were
initially completed to set a basis for the current density,
whereas 7, 8, 4, 11 and 12 were done as such for refresh
experimentation and time. Wafers 9 and 10 were processed
through to completed devices.
- . Acetone Vapor




Fig. 11: Bio-Sensor Device Testing Apparatus
Top View - Layer Key:
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Fig. 14: SEM Imaging Results based on anodization
A refresh did not occur for wafer #3 because the refresh did
not help the pores form any faster. This was based on a
comparison of the pore depth of wafer #1 and a wafer with the
same parameters, processed by the research group, previous to
this project (Fig. 15). Wafer #1 resulted in a center pore depth
of 50.56um with a 2-hour refresh whereas the comparison
wafer resulted in a center pore depth of 49.9Oum without
refresh. As such, it was established that the refresh was only a
waste of chemicals and time at the 2-hour point in processing.
Fig. 15: wafer #1 comparison image (no refresh)
Each wafer, other than those designated as device wafers,
was cleaved and cross-sections were imaged using the LEO
SEM. The first experimental investigation looked at the pore
diameter. As you can see in Fig. 16, an anodization process
lasting 4 hours, with a current density of 4mAJcm2 and a
refresh at 2 hours, resulted in smooth pore propagation and the
smallest pore diameters.
~
In contrast to the pores formed during anodization of wafer
#1, the image below in Fig. 17 shows what happened when the
current density was decreased to 2mAJcm2. The pores from
this experiment were very shallow and the diameter was quite
large, in reference to the other anodized wafers.
I
I.
Fig. 17: Wafer #3 — pore diameter
Wafer #8, seen in Fig. 18, is also a very good example of
the anisotropic nature of smooth pore formation, with a
processing time of 6 hours (refresh at 3hrs, and 5 hours) and






Fig. 18: Wafer#8 pore diameter
The reverse biasing method [6] used for wafer #12 proved
very rough on the pore propagation, as seen in Fig. 19. This
could be attributed to loose hydrogen molecules being
attracted to the porous silicon walls, thus coating them with
by-product gas bubbles, and causing non-uniformity in pore
sidewall formation.
7 I.6lum 66.63um l02.4um
8 l.7um-2urn 45.88um 68uin
9 processed -- --
10 processed -- --
4w/23
backside 2.1 t7um-2.319um 20.72urn 34.32um
II l.889um-1.986um 59.OOum 78.52um
12 I .350um-1 .575ur 44.25um 64.8Oum
-~
ag~ 912KX ..::.
Fig. 16: Wafer #1 pore diameter
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• Mog~ 831KX
Fig. 19: Wafer~I12 pore diameter
The second experimental investigation was pore
propagation depth. As you can see in the cross-section of
wafer #7, Figures 20 & 21, the propagation depth was




Fig. 21: Wafer#7 outer pore depth
In contrast to this, wafer #3, discussed previously, and wafer
#4 (Fig. 22) had the shallowest pore propagation depths. As
stated, the current density and the backside wafer addition can
be attributed to the causes. Wafer #4 had a second wafer
applied to the backside, and there could have been contact
problems between the two wafers, which caused the grass-like
surface roughness formation and shallow depth.
Fig. 22: Wafer#4 pore depth
The addition of a bias to the anodization process did not
give optimal pore quality, however the anisotropic propagation
of the edge regions should be noted. Figures 17, and 21 can
be compared to Fig. 23; the sidewall areas are rough and do
not propagate horizontally. In the case of the reverse bias, the
edge regions tend to propagate downward instead of sideways.
This can potentially be attributed to the field effect being
altered from the reverse bias, whereas the pores are given the
chance to alter their course and revert to a horizontal
propagation path.
Fig. 23: Wafer#11 outer pore depth
The current density was altered for certain wafers to see if
the results gave a better pore propagation depth and pore
diameter. In fact, the maximum current density used, resulted
in a void along the edge of the porous silicon region, as you
can see in Fig. 24. The results of the minimum current density
were also not optimal, as discussed previously. Based on this,
the median current density of 4mAJcm2 was kept throughout
the remainder of the experiment. This value was previously
used for anodization in past bio-chemical sensor fabrication.
18~OI~m
I
1 1 986 Ii,”)
IL Is;,
t~1ag 63631
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M~g L~9 ~
Fig. 24: Wafer#2 — Void defect due to high current density
B. Electrical Data
After processing, wafer #10 was taken to testing [8]. The
initial capacitive test was for humidity, as you can see in the
graph below (Fig. 25). The Lab View software began
collecting capacitance values at a baseline for comparison.
Then, standing a few inches from the device a person exhaled
onto the device. The device was able to detect the localized
humidity change. Over approximately 20 minutes, the
moisture which condensed onto the sensor evaporated and the
baseline capacitance was restored.
Fig. 25: Capacitive changes wI application of human breath
The tests that followed were for acetone in vapor phase.
The acetone vapor was exposed to the device to see how
different concentrations affected the measured capacitance.
Initially, the capacitance was base-lined and then 0.2mL of
acetone was placed in the bottom of the testing apparatus (see
Fig. 11). The device was left enclosed in the apparatus for
approximately 6 hours, in order to fully vaporize the acetone
and obtain capacitance data over time. The device was then
left outside the apparatus for 2 hours to remove any residual
vapor. This test was then carried out for 0.7mL and then twice
decreased for each consecutive experiment, so a possible
solution to this would be allowing the device to sit in the
atmosphere for a longer period of time.
As you can see on the graph in Fig. 26, the capacitance
values for the I .5mL vaporization dropped dramatically after a
short period of time. This could be due to the epoxy that was
used to attach the wires from the Lab view measurement
apparatus to the aluminum contacts of the device. At this
concentration, the acetone may chemically alter the epoxy
causing a measured change in capacitance. A possible
solution to this potential problem could be to not use epoxy at
all. Rather, a viable solution could be contacting leads to the
aluminum pads through a clamping mechanism.
Fig. 26: Capacitive changes wI application of acetone vapor
V. CoNCLuSION
Investigation of porous silicon formation at the Rochester
Institute of Technology has been completed. This work has
resulted in better understanding of macroporous silicon
material for fabrication of free standing macroporous silicon
membranes in bio-chemical sensing applications. The
maximum pore depth was achieved in 8 hours (4 hour refresh)
with a current density of 4mA/cmA2 in an electrolyte
consisting of 4% HF in DMF.
The engineered porous silicon films were then implemented
for complete fabrication of bio-chemical sensors. Electrical
tests consisting of relative humidity and solvent detection were
conducted to demonstrate that the newly developed porous
silicon material could be successfully integrated for fabrication
of sensors.
The newly fabricated devices successfully detected humidity
and solvents. During the testing, a unique decrease in
capacitance was found during detection of high levels of
acetone vapor. For the future, a possible solution would be to
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for I .5mL, in the same manner. The baseline capacitance
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try using metal wiring that does not require conductive epoxy.
It is hypothesized that the epoxy, when chemically altered,
suddenly causes a decrease in the measured capacitance.
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MEMS Based Light Modulator
Shushil Shakya
Abstract— This paper presents a simple way to build a MEMS
based light modulator. Here Aluminum ribbons are suspended in
an air gap. An array of these Al ribbons can be used to act as a
light modulator. Alternate Al ribbons are connected to a DC bias
of 50V which will curve downwards due to the stress applied and
electrostatic attraction. Thus, the light intensity can be modulated
to any shade of gray needed or even turn it off completely.
Different sizes of light modulators were built using Mentor
Graphics and were fabricated in the RIT, SMFL. Final results
did not work as desired due to the bending of the aluminum
ribbons for 800 Elm long Al ribbons. 80 Elm long Al ribbons, in
contrast, were suspended.
Index Terms MEMS, Mentor Graphics, Modulator
I. INTRODUCTION
Mems(Micro Electro Mechanical Systems) is one of themo t promising engineering field. At pre ent, MEMS
engineering is in use in optical switches, networking systems,
accelerometers in automotive bags, inkjets in printer as well as
sensors in medical testing equipment.
Light modulators are devices that changes the intensity of
incident light to any shade of needed gray. This is also
referred to as grayscale. Under proper biasing, destructive
interference will make the signal turn completely dark. At
present, they are optical modulators are used for color display
matrix as well as optical networking systems.
This paper present a simple way to build a light
modulator using aluminum metal to build the air bridge as it is
highly reflective and readily available. When alternate air
bridges are connected to a DC bias of 50 volts, they will bend
downwards due to the stress applied. The downwards
movement will be determined by the wavelength of the
incident light. It was calculated to be around 1.1 m as it is
also the thinnest resist thickness the tool could coat. This
turned out to be 7 4 A of the incident light. Therefore, in an
actuated state, the diffracted light will have to travel an extra
distance leading it to be I 80o out of phase or also causing
destructive interference. The theory behind this application is





Fig. 2: Mask layout of devices using Mentor Graphics.
Fig. 2 illustrate the final mask design layout for fabricating
the modulators. An array of different Al widths and gap
spacings ranging from 800 to 20 ~im was designed. The
reasoning underlying the device size variation was to provide a
series of test structures in the even that the longer structures
were not suspended. As will be detailed in later sections of
this paper, these shorter suspensions spans were found to
work, whereas longer spans effectively collapsed.
This work is part of capstone design project for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology
(RIT), Rochester, NY. The results of the project were first presented as
part of the 23~I Annual Microelectronic Engineering Conference, May
2005 at RIT.
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Fig. 1: Theory behind Light Modulator Design.
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Fig. 3: Image of a 800 qm Device layout.
III. EXPERIMENTAL
All the fabrication was done at the RIT, SMFL fab.
Detailed below are the fabrication steps. The process
consisted of two lithography steps performed using the GCA
g-line stepper. The first level patterned, termed the post,
consists of an opening that will provide mechanical support
for the airbridge. The resist profile is intentionally designed
to have a tapered profile, as this will provide mechanical
support for the metal to form in the shape of an arch. A
desired thickness of Al is then sputtered on the sample.
This thickness is typically found to be between SOOnm to I
tim. A second lithography step is then perform to pattern
the Al, which is subsequently defined by a wet etch. The
underlying resist from the first exposure is then removed by
a combination of acetone stripping and 02 plasma via the
Branson Asher. The end result are a series of suspended Al
lines.
E~ l~ Aluminum Deposition using CVC 601,
Thickness 1.1 qm.
2~ Level Litho using GCA, Reduce
Soft Bake and Hard Bake
Temperature to 100°C.
Aluminum Etch for 1 mm using Al
Etch Bath.









Fig. 4: SEM picture of 800 t~m device.
~ ~
1700 A Oxide Growth using Bruce
Furnace.
Coat with Shipley 1813. Thickness =
1.1 qm.
1~ Level Litho using GCA.
Fig. 5: SEM picture of 50 ~m device.
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Fig. 8: Image showing some of the air bridges missing.
When testing the fabricated devices, none of them worked
as designed. They were not able to modulate the incident light.
Looking at the SEM pictures shown in Fig. 4, it can be seen
that most of the 800 qm air bridge were bent down due to the
internal stress while depositing aluminum. Only about 20 tim
of the bridge floated on air. Mechanically, the supports were
not capable of handling the load. Therefore, when tested the
devices did not perform as expected. Fig. 5, that for devices of
length 50 ~m, the air bridge did not collapse. When testing the
device they also did not perform as expected. Looking at SEM
pictures in Fig. 6, for devices that were built with anchors
every 80 tim, it can be seen that those devices have not
collapsed either. But due to the anchors, this device would not
perform as required therefore, was not tested.
An image was taken for a 50 qm, device, with some of the
aluminum layer being prodded, and it can be seen as shown in
Fig. 7, that most of the resist had been removed. Therefore
from the fabrication process, it can be seen that using the Lam
490 tool, the resist can be best removed using plasma etch.
Even during the second lithography step, the HMDS prime
bake, soft bake and hard bake temperatures were reduced to
100°C, in order to avoid this out-gassing problem. Acetone
was not a good way to remove the resist, as there was some
underlying resist in the devices. As seen from Fig. 8, some of
the air bridges are inadvertently connected together.
For the 800 ~m, devices most of the air bridge were bent
down. This lead to the devices not being able to be tested. A
solution to this problem would have been to change the
aluminum deposition parameters such as deposition power
and pressure. A situation could have been created while
depositing the aluminum layer, there was tensile stress applied.
This could have lead to better array of air bridges.
VI. CONCLUSION
None of the devices that were fabricated performed as
planned. For all 800 ~m, devices the air bridges were all
bent down due to internal stress. A modified process, where
the deposition power and pressure are changed in order to
have tensile stress while depositing the aluminum layer
could have been a solution for this problem. As seen from
the SEM pictures, 50 — 80 qm air bridge devices were easily
fabricated. It was also noted that using the LAM 480
plasma tool was the best way to remove the resist layer.
VII. ACKNOWLEDGEMENTS
The author would like to thank his principle advisor, Dr.
Lynn Fuller for guidance. He would also like to thank Dr. S.L.
Rommel for SEM imaging, and assistance with layout. He
would also like to thank Stephen Sudirgo for assistance with
the GCA Stepper. Finally, the author would like to thank the
Semiconductor Microsystems Fabrication Laboratory staff for
invaluable help with the tools.
Fig. 6: SEM picture of 800 tim device with anchors every 80
4m.
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